Dolphin Integration announces the availability of a flexible CODEC configuration with ultra low power for providing Nomad systems
Meylan, France – July 30, 2010. Dolphin Integration launches its prevalent configuration for portable applications, enabling power saving thanks to the ultra low power architecture from Helium2. Benefiting from a 95 dB CODEC with its own embedded regulator and many features, the whole for a small area, is now possible.
The shCOD95.SP04-Helium2 is now available in TSMC 65 nm, and can be migrated in other technological processes thanks to the use of portable design rules.
You can even benefit from added innovative peripherals as notch filters, Sample Rate Synchronization, equalizer etc.
How is it possible? Through the JAXAUDIO kit, pre-defined blocks are available, a configuration is detected to match with each customer need and the user can get an optimized configuration by adjusting the blocks following his requirements.
But no worry, this process is quick thanks to a continuous help from a Field Application Engineer all along the configuration definition. You will even benefit from synoptics of your system built by our Central Application Engineers, highlighting hot points in the integration in order to get a right-on-first pass SoC while maintaining a high audio quality and a high yield.
You can have a quick look at the Presentation Sheet and ask for more information jazz@dolphin.fr
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/jazz
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Audio Codec IP - 40 nm: Dolphin Integration passed TSMC IP9000 Level 4 qualification at Low Power process
- Dolphin Integration sRAM compiler completes TSMC IP9000 Level 1 qualification at 85 nm Ultra Low Power process
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |