Northwest Logic Verifies Compatibility of Its IP Cores with Aldec RTL Simulators
Update: Rambus Completes Acquisition of Northwest Logic, Extending Leadership in Interface IP (Aug. 27, 2019 )
HENDERSON, Nevada – August 2, 2010 – HENDERSON, Nev.--Northwest Logic and Aldec, Inc. announce that they have verified full compatibility between Northwest Logic’s Intellectual Property (IP) Cores and Aldec’s RTL Simulators. Northwest Logic is a leading provider of high-performance, easy-to-use IP Cores, including DDR3/2, PCIe 3.0/2.0/1.1 and MIPI IP Cores. Aldec is a leading provider of RTL and gate-level mixed language Simulators, including Aldec Riviera-PRO™ 2010.06 and Active-HDL 8.3 RTL Simulators.
“Northwest Logic’s mission is to ensure its customers have the broadest possible development options. We have verified our IP Cores are fully compatible with Aldec’s RTL Simulators. During this process we found the Aldec tools to be full featured, high-performance and well supported,” said Brian Daellenbach, President of Northwest Logic. For more information on Northwest Logic’s IP Cores, visit: www.nwlogic.com.
Aldec HDL Simulators, Active-HDL™ and Riviera-PRO™ offer a complete verification environment, including design creation, high-performance RTL and gate-level simulation, including our high-speed mixed-language simulation engine, supporting VHDL, Verilog®, SystemVerilog and SystemC/C/C++. Aldec HDL Simulators feature optimal waveform toolsets, ultra-fast debugging tools, code coverage and the most Advanced Verification Inside, such as ESL, TLM, OVM/UVM and Assertion-Based Verification (ABV), SVA assertions, PSL and cover statements. Download a 20-day evaluation version at http://www.aldec.com/downloads.
“Customers looking for high-performance IP solutions for their next-generation designs will benefit from Northwest Logic’s industry-leading IP solutions used in conjunction with Aldec’s feature-rich, optimal-performance RTL Simulators,” said Lori Nguyen, Marketing Director of Aldec, Inc.
About Aldec
Aldec, Inc. is an industry leader in Electronic Design Verification and offers a patented technology suite, including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, easy-to-use IP Cores for ASICs and FPGAs. These IP Cores include Memory Controller, PCI Express, PCI-X, PCI and MIPI Cores. For more information contact info@nwlogic.com or visit www.nwlogic.com.
Key benefits of Northwest Logic’s IP Cores include:
- High performance – support high clock rate and high throughput
- Easy to use – simple user interface, easy to configure, etc.
- Fully silicon validated
- Provided with a comprehensive verification suite
- Top quality technical support
|
Related News
- Aldec Verifies Compatibility of Northwest Logic's PCI Express Cores with HES-7 SoC/ASIC Prototyping Platform
- DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- ARM VSTREAM Accelerates Functional SoC Validation on RTL Simulators
- Aldec(R) Releases RTL Simulator with Enhanced Assertions and Xilinx(R) SecureIP Support
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |