Cadence Aligns Workforce to Deliver on EDA360 Vision
Unified Product Development Strategy Focuses the Company on Path to Applications-Driven Design
SAN JOSE, Calif., 04 Aug 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that it will align product development to deliver on the EDA360 vision. The company will line up research and development (R&D) around the three core tenets of the vision: System Realization, SoC Realization and Silicon Realization.
In April, Cadence® laid out a new vision for the electronics industry, EDA360, which represents a comprehensive new design approach and call to action for EDA technology providers. Drawing upon a broad, collaborative ecosystem, EDA360 enables applications-driven design: the specification, design, integration and verification of complete hardware/software platforms that are ready for application development.
The System and SoC Realization R&D group will be led by Senior Vice President Nimish Modi, while the Silicon Realization R&D group will be led by Senior Vice President Chi-Ping Hsu. The marketing group led by Chief Marketing Officer John Bruggeman will also tightly align functions with these new R&D groups.
“Customer demands are driving a disruptive transformation in design requirements for the entire electronics industry and this shift is creating new growth opportunities for EDA,” said Lip-Bu Tan, president and CEO, Cadence. “We are accelerating the execution of our strategy for delivering integrated solutions that address the complex challenges our customers now face. Cadence has a razor-sharp focus on the changing needs of our customers and this organization better positions the company to capitalize on these emerging opportunities.”
Structuring the company around System Realization, SoC Realization and Silicon Realization is designed to enable Cadence to better develop and market integrated solutions based on the EDA360 concepts. The System and SoC Realization team under Modi can allow Cadence to enter emerging, high-growth markets. Led by Hsu, a consolidated engineering team in the Silicon Realization area is focusing on delivering leading-edge solutions to meet customers’ increasing preference for comprehensive, end-to-end solutions.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Duolog Extends Solutions to Support EDA360 Vision in Collaboration With Cadence
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Realtek Deploys Cadence Tempus Timing Solution to Deliver Working Silicon on N12 Design
- Cadence Expands Tensilica IP Portfolio with New HiFi and Vision DSPs for Pervasive Intelligence and Edge AI Inference
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |