Break-through in the embedded Memory market with Dolphin Integration's dual port RAMs
Meylan, France – August 6, 2010. Dolphin’s Dual Port memories are embedding the access strip design technique, with a pending patent, resulting in two major innovations:
- The silicon area of Dolphin’s DpRAM is up to 50% denser than traditional DpRAM,
- Dolphin’s DpRAM offers a new functionality to SoC designers: the full asynchronous access.
Dolphin’s Dual Port memories satisfy any cost-conscious designer thanks to their area reduction capabilities:
- 50% denser than traditional dpRAM!
- Routing over instances starts from metal 4
- Free rotation at R0, R90, R180, R270
Dolphin’s Dual Port memories open up to a new System-level functionality:
Read and Write operations can be performed jointly at the same address on both ports, thus allowing a fully asynchronous access.
These Ultra High Density Dual Port memories are first released for the 130 nm technological process with flexibility from 128 bits up to 512 kbits.
Check up by yourself the performances of these DpRAM on your design: http://www.dolphin.fr/flip/ragtime/013/ragtime_013_ram.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Dolphin Integration's breakthrough offering to spread Audio Codecs over AP and PMIC
- Dolphin Integration announces a break-through in logic design drastically improving performances
- Dolphin Integration highlights an innovative solution to improve drastically the performance of Embedded Flash memories
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |