Aldec Announces Phase-Based Linting Methodology
HENDERSON, Nev. -- August 09, 2010 -- Aldec Incorporated, a leader in RTL Simulation and Electronic Design Automation (EDA), announces ALINT™ 2010.06. The release introduces a new methodology, phase-based linting (PBL), which provides structured and prioritized phases for the analysis of HDL design issues, significantly improving development productivity and overall efficiency.
Traditional design rule checking applications analyze HDL designs against a set of hundreds of rules, leaving engineers to manage thousands of error messages from one linting session. ALINT 2010.06 provides structured and prioritized predefined flows, minimizing the number of linting iterations and error messages at each phase, and ultimately eliminating more design issues incrementally at each phase. Default phases may be modified or customized by engineers for adherence to corporate design policies or conducting targeted design rule checks.
ALINT 2010.06 is a design rule checking software solution that supports STARC (Semiconductor Technology Academic Research Center), RMM (Reuse Methodology Manual) and DO-254 “best practice” design rules that define a methodology for efficient reuse and verification of System-On-A-Chip (SoC), ASIC and large FPGAs. ALINT checks VHDL, Verilog® and mixed-language designs for structural, coding and consistency issues prior to simulation and synthesis, which can significantly reduce verification time of complex FPGA and ASIC designs. For a complete description of all product enhancements, review the What's New in ALINT 2010.06 video presentation.
Availability
ALINT 2010.06 is available today and sold directly from Aldec and its authorized worldwide distributors. The product offers support for STARC, RMM, DO-254 and Aldec design rule plug-ins, which are sold separately. For more product information or to download a free evaluation copy, visit www.aldec.com.
About Aldec
Aldec Incorporated is an industry leader in Electronic Design Verification and offers a patented technology suite, including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.
|
Related News
- Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs
- Creonic Joins Aldec UNITE Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools
- Aldec and SynthWorks deliver Randomization and Functional Coverage Capabilities to VHDL Designers with OS-VVM
- Aldec Announces the Industry’s First Incremental Prototyping™ Methodology
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |