English
Avalon's 2D FEC enables reduced chip size and increased power savings
Mount Pearl, NL - August 11, 2010 -- Avalon, a leading developer of IP for optical transport networks (OTN), is pleased to announce the availability of its 2D FEC for 40G OTN applications offering 9.3 dB of net coding gain with 7% overhead.
This latest addition to Avalon's suite of OTN IP offers size improvements over G.975.1.4 and G.975.1.7 based FECs, allowing Optical Equipment Manufacturers (OEMs) to implement smaller devices and realize power savings when enabling FPGA-based OTN applications. In addition to size and power reductions, Avalon's 2D FEC offers 1 dB net coding gain improvement over contemporary FECs based on the G.975 standard.
"Avalon continues to redefine the capabilities of Forward Error Correction and this latest addition to our catalogue of IP is a great example," says Wally Haas, Avalon's founder and CTO. "This development showcases Avalon's commitment to enabling OTN networks to go further, faster, now."
For more information about Avalon Microelectronics' products and applications, please visit us at www.avalonmicro.ca or call 1(709) 747-4400.
ABOUT AVALON MICROELECTRONICS:
Avalon Microelectronics is a recognized leader in the development and delivery of IP for OTN, SONET/SDH and Ethernet applications to Telecom Equipment Manufacturers. Avalon provides silicon-proven, customized IP to accelerate Time-to-Market of Next-Generation Optical Networks.
|
||||||
Related News
- Synopsys' Verification IP for DDR4 3DS Enables DRAM Designs with Higher Density and Performance at Reduced Power
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- Riviera-PRO Enables VHDL-2019 Users to Unleash the Power of the Language's New Additions
- eMemory's 2nd Generation NeoMTP Enables a Wide Range of Power Management Applications on DB HiTek's BCD Process
- Imagination's PowerVR graphics provide huge performance boost and power savings in MediaTek's new Helio X30 chipset
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |