Synopsys Adds TDD Support to LTE Model Library
Expanded LTE Model Library Enables Ultrafast Simulation of Next Generation Mobile Network Technology
MOUNTAIN VIEW, Calif., Aug. 11, 2010 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the availability of the Time Division Duplex (TDD) mode in its Long-term Evolution (LTE) Model Library for physical layer system simulation. The addition of the TDD mode to the proven LTE Model Library enables developers of semiconductors for LTE network equipment and devices to quickly and reliably extend their designs to support this important version of the 3rd Generation Partnership Project (3GPP) LTE standard.
The 3GPP LTE standard is the latest standard in mobile network technology. The primary advantages of LTE are high throughput, low latency, a simple architecture resulting in low operating costs, and support for both TDD and Frequency Division Duplex (FDD). Synopsys' LTE library includes models of the transmitter and the physical channel as defined in the 3GPP standard as well as functional models of ideal receivers that can serve as references, providing an end-to-end simulation chain for both uplink and downlink transmission and reception. By leveraging both FDD and TDD mode models from the LTE Model Library, designers can focus on the development of highly-optimized, multi-mode modems for the entire LTE standard.
"The use of behavioral models of Xilinx's baseband IP together with the Synopsys LTE Model Library allows customers to assess the performance advantages of our IP within the context of a standards-compliant system," said Mark Quartermain, baseband marketing manager at Xilinx. "Synopsys' ability to deliver an end-to-end LTE physical layer model along with high-performance simulators enables system architects to accelerate their algorithm design by relying on standard-compliant reference models for the entire physical layer simulation chain."
The LTE Model Library offers ready-to-use, standard-compliant test benches and simulation scripts that cover the test scenarios as defined in the LTE standard document. Models and scripts adhere to release 8.9 of the 3GPP LTE standard and will be upgraded as the standard evolves. In addition, the reference models in the LTE Model Library have been optimized to take advantage of the stream-driven data flow technology in Synopsys' SPW and System Studio tools, and are designed to provide a comprehensive and efficient development environment for advanced digital signal processing design.
"The complexity of the LTE standard requires simulating more than 100 billion test vectors to check for compliance, creating quite a verification challenge," said Johannes Stahl, director of marketing for system-level design at Synopsys. "Our LTE models are highly optimized for simulation performance. Together with our advanced algorithm design tools, the new LTE Model Library helps base station and handset modem designers ensure their functional design meets the LTE standard in the shortest possible time."
Availability
The TDD-enhanced LTE Model Library is available immediately for use in SPW. Support for System Studio will follow in Q3 2010. Existing licensees of the LTE Model Library will receive the TDD enhancement as a regular maintenance update.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- CoWare Adds IBM PPC750GX/GL Processor Support Package to SystemC-based Model Library
- CoWare Adds MIPS32 34K (TM) Processor Support Package to SystemC-based Model Library
- EnSilica adds Post Quantum Cryptography support to eSi-Crypto IP library
- Tensilica Adds Support for Dynamic Resolution Adaptation Audio Standard to HiFi Audio DSP Library
- Aldec Adds RMM Library and FPGA Primitive Support to ALINT
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |