Aizyc announces silicon proven SDIO 3.0 Host IP Core
August 12, 2010 – Aizyc Technology announces silicon proven SDIO 3.0 Host IP Core, a ready to go solution for SoC designers needing an SDIO3.0 Host interface. The complete solution, along with Hardware Validation Platform is available with custom drivers to help designers concentrate on their core design and integrate the IP with minimal effort.
Aizyc SDIO 3.0 Host IP is compact, low power and highly configurable IP core. It is best suited for very high speed interface and hence, can be used to embed modules with SDIO connectivity including 3G, 4G, UWB, Mobile Devices and WiMAX applications. It can also be efficiently used to add latest SDIO 3.0 functionality in PC Motherboards, Express Cards, Embedded PC and other custom systems.
IP is complaint to SDIO specifications version 3.0, SD physical layer specifications version 3.01, and SD Host Controller specifications 3.00. The core supports maximum frequency of 208 MHz with through put of 832 Mbps. It supports UHS-I modes of operation – DS, HS, SDR12, SDR25, SDR50, SDR 104, and DDR 50. The design is also highly modular, fully synchronous and technology independent.
Aizyc provides comprehensive SDIO 3.0 solution to its customers for the complete sub-system development. Along with verilog RTL code, constraint randomized test suite and reference device drivers, Aizyc will also provide Xilinx Spartan 3 based FPGA validation board with connection to the PCI and SD bus. Hence, the validation platform can be also be used as bridge – PCI-to-SDIO to provide a communication link between Host and targeted device. This platform has fast configuration time, flexibility for re-programmability and plenty of room for user logic design.
About Aizyc Technology
Aizyc Technology is rapidly growing end-to-end Product Engineering & IP Core Company with strong ASIC, Systems & Embedded firmware background. We have delivered multiple first pass SoC, products and solutions. Our product portfolio includes SD 3.0 Host/Device, USB Host/Device, MAC, TCP/IP Offload Engine and other Peripheral IPs. Our core expertise lies in ARM based SoCs, Consumer Electronics, Industrial Solutions, Enterprise Networking, Personal Computer Products, Digital Imaging , Medical, Home automation and allied fields. Our team has helped our clients to reduce time and efforts involved, by one-third. We are headquartered at Hyderabad, India with design centers in Silicon Valley, CA and Hyderabad. We have sales representative in Germany, UK, Spain, Sweden, Italy and France. For more information on us, visit www.aizyc.com or drop us an email at sales@aizyc.com
|
Related News
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- USB 4.0, USB 3.2, USB 3.0, USB 2.0 Silicon Proven PHYs in TSMC, UMC & SMIC Foundries available from T2MIP
- Silicon Line Announces the World's First 10 Gbps Transceiver for USB 3.0 and USB 3.1 Active Optical Cables
- Cadence Offers Production Proven USB 3.0 Host Controller IP
Breaking News
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- RISC-V in Space Workshop 2025 in Gothenburg
E-mail This Article | Printer-Friendly Page |