English
Mentor moves tools toward 16-nanometer
Ron Wilson, EETimes
8/23/2010 3:51 PM EDT
A conversation last Friday (Aug. 20) with Joseph Sawicki, vice president and general manager of the Mentor Graphics Corp.'s Design to Silicon Division, provided a snapshot of the conundra facing foundries and EDA vendors as they approach sub-20-nm process geometries. The landscape is filled with uncertainties, Sawicki warned, but there is no time left to wait for resolution.
"We saw our first 16-nm test chips go out a couple of months ago," Sawicki said in an interview Friday (Aug. 20). "There is design work going on now at that node—so far, though, it is mostly intellectual-property development."
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC Certifies Cadence Innovus Implementation System on 16-nanometer FinFET Plus Process
- TSMC Certifies Synopsys Design Tools for 16-nm FinFET Plus Production and for 10-nm Early Design Starts
- Synopsys Tools Achieve TSMC Certification for 16-nm FinFET+ Process and Entered 10-nm FinFET Collaboration
- Mentor Graphics Design and Verification Tools Certified for TSMC 16nm FinFET Production
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU