MoSys, Inc. Expands to New Corporate Headquarters
SANTA CLARA, Calif.-- August 30, 2010 -- MoSys, Inc. (NASDAQ: MOSY), a leading provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, today announced the relocation of its corporate headquarters in Silicon Valley to Santa Clara, California.
The 47,000 square foot facility is home to MoSys’ executive team, product management, engineering and business operations and administrative functions, and allows the company space for future growth. The new larger facility includes a significantly larger lab and test floor for research and development, product verification and testing to support the Company’s IP business and its Bandwidth Engine™ integrated circuit (IC) product family. In addition to its corporate headquarters, MoSys has design centers in Hyderabad, India and Ames, Iowa.
“Due to growth in our IP business and our transition to become a fabless IC company, we had outgrown our previous space,” said Len Perham, MoSys’ President and CEO. “The new facility will allow for future growth, and is better suited to support the engineering and future product fulfillment requirements of our Bandwidth Engine product line.”
MoSys recently announced the tape-out of its first Bandwidth Engine IC. Additional information about the Bandwidth Engine family of ICs is available at http://www.mosys.com.
MoSys’ new corporate contact information is:
- MoSys, Inc.
3301 Olcott Street
Santa Clara, California 95054 USA
Main phone: 408-418-7500
Fax: 408-418-7501
http://www.mosys.com
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY) is a leading provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs. MoSys’ Bandwidth Engine™ family of ICs combines the company’s patented 1T-SRAM® high-density memory technology with its high-speed 10 Gigabits per second (Gbps) SerDes interface (I/O) technology. A key element of Bandwidth Engine technology is the GigaChip™ Interface, an open, CEI-11 compatible interface developed to enable highly efficient serial chip-to-chip communications. MoSys' IP portfolio includes SerDes IP and DDR3 PHYs that support data rates from 1 - 11 Gbps across a variety of standards. In addition, MoSys offers its flagship, patented 1T-SRAM and 1T-Flash® memory cores, which provide a combination of high-density, low power consumption, high-speed and low cost advantages for high-performance networking, computing, storage and consumer/graphics applications. MoSys IP is production-proven and has shipped in more than 325 million devices. MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at http://www.mosys.com.
|
Related News
- Elliptic Technologies Expands Into New Corporate Headquarters
- Arasan Chip Systems Relocates it's Corporate Headquarters to accommodate future growth
- Achronix's Increased Revenue, Expanding Workforce Drives Move to Larger Corporate Headquarters
- Kilopass Relocates Corporate Headquarters to San Jose to Accommodate Growth into New Market Segments
- 0-In Announces Sun Microsystems Renews and Expands Corporate License
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |