Innovative Logic announces to expand their services to embedded customers
Innovative Logic, Santa Clara – August 30, 2010 – Innovative Logic Inc.(Inno-Logic, www.inno-logic.com), leading provider of reusable standard based Intellectual Property (IP) and ASIC/FPGA design & verification services announced today to expand their services to their embedded customers too. Currently, Innovative Logic is offering their design and verification services for their ASIC & FPGA customers. Innovative has been offering its high quality and reliable services to its customers for more than 5 years. Innovative Logic’s customers range from fortune 500 companies to many well known startups.
Following are some of the key services offered by Innovative Logic:
- Logic Design and Verification
- Timing Closure and Timing Analysis
- System Level verification using SystemVerilog
- Design of testability
- Physical Design and Verification
- Silicon Validation and Board Bring-up
- FPGA Design, verification and Board Bring-up
“Innovative Logic’s flexible business model and highly talented engineering team always appeal our customer to work with us with long term vision. Our goal is always to finish the project before the deadline using our best expertise, the latest tools and the methodologies” said Dinesh Tyagi, President & CEO.
Innovative Logic has state of art Design Centers in Santa Clara, USA and Bangalore, India. This provides the flexibility to our customers to optimize their cost by utilizing our key resources in USA and rest of the team in India under the leadership of USA resources. Currently, more and more of our customers are choosing mixed model for optimized cost and the efficiency.
“Expanding our current ASIC & FPGA services in embedded domain will help our customers to get all our services including hardware and software at one place instead of outsourcing to multiple vendors. Also, Innovative Logic’s flexible business model always allows our customers to choose onsite, offsite or offshore outsourcing” said Dinesh Tyagi, President & CEO.
For details about our ASIC, FPGA and Embedded services, please contact at sales@inno-logic.com or call our nearest Design Center. For details, visit our website at www.inno-logic.com.
About Innovative Logic Inc.
Innovative Logic is the leading provider of reusable standard based IP solutions as well as high quality and reliable design services in ASIC, FPGA, and Embedded Systems Design. Innovative Logic has a world class team of engineers who have successfully executed different projects using the latest tools and the technologies.
|
Related News
- Innovative Logic announced licensing of their USB 3.0 SuperSpeed OTG IP
- Menta Unveils 'Launch Pad' Low-Cost Embedded FPGA (eFPGA) Technology Access Program For Defense And Aerospace Customers
- Alchip Collaborates With Arteris To Expand ASIC Design Services
- Global Unichip Corporation and Flex Logix Achieve First-Time Working Silicon on Joint ASIC Development Using EFLX Embedded FPGA (eFPGA) IP
- Synapse Design and Flex Logix Tape Out Mutual Customer ASIC on a New Process in Less Than a Year Using Embedded FPGA (eFPGA) Technology
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |