Arasan Chip System's IP part of App Zone in SD Association Booth
See Arasan's SD 3.0 IP at SD Association booth in IFA Berlin and CEATEC Japan
San Jose, California - August 31, 2010 - Arasan Chip Systems, Inc. ("Arasan"), a leading provider of Total Semiconductor IP Solutions, announced that it is participating in the SD Association booth in two of the World's leading consumer electronics tradeshows - IFA, Berlin and CEATEC, Japan. Arasan is an Executive Member of the SD Association and is committed to delivering the highest quality SD 3.0 IP cores to enable this new memory interface.
In response to the growing market for SD 3.0 (SDXC) enabled hosts and memory cards, the SD Association is showcasing its technology in two of the largest consumer electronics shows covering Europe and Japan. To highlight the growing ecosystem for SD 3.0, an Application Zone will be featured inside its booth, showing products integrating SDXC, UHS-I host and cards. The SD 3.0 specification defines cards with a maximum memory capacity of 2TB and bandwidth that scales up to 104MBps (UHS-I).
"We are pleased to have Arasan Chip Systems join us in promoting our standards in the market," said Paul Ritchie, Executive Director, SD Association. "Arasan's SD IP cores are a key part of the ecosystem, enabling the rapid adoption of this memory interface."
The first show will be IFA Berlin, September 3-8, Berlin, Germany - Europe's premier expo for leading consumer electronics and home appliances. Anticipating a record turnout, this exhibition sets the tone for consumer electronics that will dominate in 2011. Following this event, Arasan will join the SD Association at CEATEC, October 5-9, Tokyo Japan to engage with the world's leading producers of consumer electronic products and devices.
Arasan supports the SD ecosystem by offering a rich portfolio of SD / SDIO 3.0 IP cores spanning host controllers, PHY's, memory and I/O functions. Realizing the need for SoC designers to be memory card agnostic, Arasan also has a complete line of multi-format card reader IP cores.
"As a leading provider of SD / SDIO IP cores, Arasan is committed to ensuring the successful adoption of this new standard," said Somnath Viswanath, Director of Marketing at Arasan. "SoC designers for leading multi-media and mobile consumer electronics rely on our SD 3.0 IP cores to successfully introduce high-performance, compact devices that thrill their customers."
Arasan's high-quality SD 3.0 IP cores support all of the functionality and card memory security features such as password, application based security. A rigorous design and verification methodology is followed in-house, resulting in Arasan being the preferred vendor of choice for SD / SDIO IP cores.
About Arasan
Arasan Chip Systems based in San Jose, CA, USA, is a world-leading supplier of SoC Intellectual Property Solutions with a successful 15 year track record. Arasan delivers technology-leading IP focused on Bus Interfaces such as MIPI, SDIO, USB, PCIe, Ethernet, and Flash Storage Solutions of NAND, eMMC, SD, CF+, UFS and more, to the global electronics market. Arasan's Total Solution Approach starts with Technology Consulting using our Domain Expertise and includes all the building blocks required for technology adoption- RTL IP cores, Analog Mixed Signal IP Cores, Verification IP, Portable Software Drivers / Stacks, Protocol Test & Analyzers, HDK's, and associated design services. Arasan Total IP Solution enables the rapid adoption of emerging technologies reducing our customer's time to market while minimizing risk and ensuring compliance to respective standards.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems Announces the Industry's First SD 4.1 and eMMC 5.0 Combined Host Controller
- Arasan Chip Systems Announces the Industry's First SD 4.1 Total IP Solution
- Xylon's logiSDHC SD Card Controller IP core now includes the File System
- Hewlett Packard licenses Arasan Chip System's SuperSpeed USB 3.0 Controller IP core
- Arasan Chip Systems participates in SD Association’s latest Interoperability Session
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |