Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
Toshiba launches 24nm process NAND flash memory
Starts mass production of world's highest capacity single chip 64 gigabit memory
TOKYO -- September 1, 2010 -- Toshiba Corporation (TOKYO: 6502), reinforcing its leadership in the development and fabrication of cutting-edge, high density NAND flash memories, has announced that it today started mass production of NAND flash memories fabricated with 24nm process technology. This latest technology advance has already been applied to 2bit-per-cell 64-gigabit (Gb) chips that are the world's smallest and offer the highest density on a single chip (8 gigabytes (GB)) , and which are available from today. Toshiba will also add 32Gb and 3bit per cell products fabricated with the 24nm process technology to its product line-up.
Toshiba leads the industry in fabricating high density, small die size NAND flash memory chips. Application of the 24nm generation process technology will further shrink chip size, allowing Toshiba to boost productivity and bring further enhancements to high density, small sized products. The 24nm process products are also equipped with Toggle DDR, which enhances data transfer speed.
As more mobile equipment, such as smartphones, digital video cameras and tablet PCs, provide support for recording high resolution pictures and video and editing and processing large volumes of data, demand is growing for smaller, higher density, memory products. By accelerating process migration in NAND flash memory, Toshiba aims to reinforce and extend its leadership in the NAND flash memory market.
|
Related News
- Toshiba launches 19nm process NAND flash memory
- Toshiba Launches Industry's Largest Embedded NAND Flash Memory Modules
- Toshiba to Launch World's First 32nm Process NAND Flash Memory
- Toshiba Launches ARM Cortex-M3-based Microcontrollers with Latest 65nm Flash Embedded Logic Process for Motor Control and Consumer Devices
- Process Roadmap For Memory Devices Marches On as 3D Looms
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |