LEDA Systems Announces Family of Advanced Serial Transceiver Semiconductor IP for Communications Systems-on-a-Chip
LEDA Systems Announces Family of Advanced Serial Transceiver Semiconductor IP for Communications Systems-on-a-Chip
SAN JOSE, Calif.--(BUSINESS WIRE)--Nov. 12, 2001-- LEDA Systems Inc., a leader in the fabless analog and mixed signal IP market, today announced immediate availability of its full product line of LaSer(TM) (pronounced laser) 10/40 Gbps Serial Link Transceivers for system level applications, such as Infiniband(TM), SONET/SDH, Fibre Channel, 10 Gigabit Ethernet and several optical carrier (OC) network standards.
LEDA's LaSer Serial Link Transceivers, with data rates running from 622 Mbps to 3.2 Gbps per channel, provide higher performance, smaller die size and lower power consumption than other current standalone and competitive serializer/deserializer (SerDes) products, and are easily integrated in system-on-a-chip (SOC) design.
``With LEDA's new LaSer family of SerDes IP, communications SOC designers can now implement superior quality and higher performance ICs for a significant competitive advantage,'' said Doug McCafferty, CEO of LEDA Systems. ``LEDA's broad product line and foundry relationships provide SOC designers with one resource for all of their analog, mixed-signal and high-speed interface needs.''
The LaSer IP is verified in silicon and is available in quad, octal and 16-channel configurations to support applications requiring bandwidth of 10 Gbps and higher. For example, the 16-channel LaSer Transceiver can handle more than 51 Gbps of raw data in each direction, or up to 102 Gbps full-duplex bandwidth. This exceeds requirements for optical standard OC-768 and for the Optical Networking Forum's SerDes Framer Interface specification -- SFI-5 -- that supports data rates of up to 40 Gbps in each direction.
The LaSer product can be used in networking applications such as system interfaces for physical and link-layer devices (SPI-4, SPI-5, etc.), and provides high bandwidth connections between chips, boards and systems. LaSer Serial Link Transceivers are currently implemented in 0.18 micron, 0.15 micron and 0.13 micron CMOS processes from UMC and other leading foundries, and will soon be available in 0.10 micron. Verified LaSer IP is available to license from LEDA Systems. It includes a test board and characterization services, and is also customizable to meet specific requirements.
``Our customers benefit from LEDA's more than six years' experience in the design and delivery of analog and mixed signal IP,'' said Dr. Vahram Mouradian, founder and chairman of LEDA Systems. ``LEDA will continue to invest substantially to create the next generation of leading edge products that the market demands.''
LEDA Systems is a leader in analog and mixed signal IP, in terms of available IP product portfolio, design expertise, number of analog design engineers and number of design wins. The company offers a broad range of proven analog IP, including DAC/ADC, PLLs and special I/O components such as LVDS, LVPECL, LVTTL, HSTL, USB, SSTL-2, and Universal AGP. LEDA's products are licensed directly to ASIC and COT design houses, and support all major foundries.
About LEDA Systems Inc.
LEDA Systems Inc., founded in 1995, is a leader in the development of mixed-signal and analog Intellectual Property. LEDA provides a single comprehensive source for mixed signal IP from special I/Os, DAC/ADC and PLLs, to high-performance Serial Link Transceivers. LEDA Systems Inc. is a worldwide organization, headquartered in Plano, Texas, with a sales/marketing office in San Jose, Calif., and engineering offices in Yerevan, Armenia, and Toronto, Canada. LEDA has licensed its technology to more than 50 customers including Agilent Technologies, Intel and LSI Logic, for the development, manufacture and sales of leading high-performance ICs. LEDA Systems is privately funded.
For more information, visit the LEDA Systems Web site at www.ledasystems.com or call 408/275-1416.
Note to Editors: All names mentioned are trademarks, registered trademarks or service marks of their respective owners.
Contact:
LEDA Systems Inc.
Steve Kompolt, 408/275-1416 x215
stevek@ledasystems.com
or
Pacifico, Inc.
Patricia Colby, 408/293-8600 x340
pcolby@pacifico.com
Related News
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- Credo Semiconductor Breaks Through the 50Gb/s NRZ Serial Data Rate Barrier - Deliver The Most Advanced SerDes
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
- Tower Semiconductor and Cadence Announce New Reference Flow for Advanced 5G Communications and Automotive IC Development
- Mentor Graphics Announces Embedded Linux Platform Support for Freescale Semiconductor's Most Advanced QorIQ Family of Multi-threaded 64-bit Processors
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |