Dolphin Integration Announces a complete Panoply of Memories and Standard Cells, which uniquely offer Dual Voltage capability for the 180 nm process
Meylan, France – September 06, 2010. Dolphin Integration is the only provider to address the dynamic power consumption challenge at the architectural level with the introduction of a complete Panoply of Memories and Standard Cells, which uniquely offer Dual Voltage capability for the 180 nm process.
Dynamic power consumption being proportional to power supply, the natural method to improve the performance of power sensitive designs is to integrate a multiple voltage architecture. Dolphin Integration is the partner for such specific power optimized implementations. Depending on your needs, Dolphin Integration’s standard cell libraries and memories can be delivered with characterizations for 1.8 V, 1.1 V or both voltages.
Customers’ Benchmark results versus alternative solutions demonstrate that this Panoply enables dividing dynamic power consumption by:
- Up to 4 when operating at nominal voltage
- Up to 7 when operating at low voltageThe Ultra Low Power Panoply includes:
- The Pluton architecture for Single Port RAM
- The Mars architecture for Dual Port RAM
- The patented Cassiopeia architecture for Metal programmable ROM
- The ultra high density standard cell library SESAME uHD-BTF DV
More information on the key features and performances of the Ultra Low Power Panoply is available in the brochure:
http://www.design-reuse.com/sip/view.php?id=23830
Check by yourself the performances of the Panoply on your 180 nm design:
• For memories, follow the link below to request access to the online generators
- http://www.dolphin.fr/flip/ragtime/018/ragtime_018_ram.html
- http://www.dolphin.fr/flip/ragtime/018/ragtime_018_rom.html
• For Standard Cells, comparing with any other library is now easy through the Sofia Benchmark and the public standard Motu Uta
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- Proven on silicon: A Panoply of Memories and Standard Cells of Dolphin Integration to divide dynamic power by 5 at 180 nm!
- Leakage divided by more than 250 at 180 nm eLL with Dolphin Integration Panoply of memory and standard cells
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |