Xilinx and Coreworks Deliver Wide Range of Professional Audio Codecs, Including Dolby, for Easy Implementation With FPGAs
Audio IP Cores Compress Multichannel Audio Streams to Reduce Bandwidth From Studio to Studio and Headend Distribution to the Consumer
AMSTERDAM, Sept 10, 2010 -- Xilinx, Inc., (Nasdaq: XLNX) and Coreworks today announced at the IBC2010 conference the first availability of a range of new Dolby audio technology and other audio codec IP cores for compressing multichannel audio in Field Programmable Gate Arrays (FPGAs). Integrating these codecs into a single FPGA eliminates the need for Digital Signal Processor (DSP) farms related to high-density multichannel audio streaming applications, thereby lowering overall cost, power consumption and circuit board area.
"Consumers increasingly want surround sound on a wide variety of entertainment platforms including TV, video over IP, and in video games," said Jose T. de Sousa, President of Coreworks. "These new CODECs are optimized for Xilinx FPGAs so that broadcast equipment manufacturers can keep up with a fast paced market as they deliver solutions to content providers and producers."
Coreworks designed the new IP cores to fully support Dolby Digital, AAC+ and MPEG-1 Layer II for distribution to the home and Dolby E from professional studio to studio. This support helps designers exploit the parallel processing capabilities of FPGAs for more performance, while lowering bill of material costs through reduced board component count.
"Prior to the development of these cores, all Dolby sound encoding and decoding hardware implementation was available only on DSPs," said Dean Westman, Vice President, Communications Business at Xilinx. "For OEMs working to meet the needs of professional audio encoding and decoding with very high channel counts, the new FPGA-compliant codecs offer reduced power consumption, increased device density, reduced cost and a simplified bill of materials."
Xilinx Broadcast Targeted Design Platform
The new audio codecs make up the IP components of Xilinx's Targeted Design Platform approach that gives developers the ability to stay focused on product differentiation throughout the design cycle and into production in the face of constantly evolving standards and demands on performance. These platform components include IP cores, design environments and reference designs, along with a base set of digital audio/video development boards and industry standard FPGA Mezzanine Cards (FMC).
For broadcast applications, the Targeted Design Platform approach simplifies the development of complete broadcast audio and video interface solutions, including triple rate SDI solutions with support for standard definition TV to 3D TV and beyond in a single programmable device. It also enables the earliest possible adoption of emerging standards, such as DisplayPort, rapidly replacing DVI (Digital Visual Interface), and new Ethernet AVB (Audio Video Bridging) technology that guarantees timing and bandwidth availability in IP networks. For more, please visit http://www.xilinx.com/broadcast.htm.
Pricing and Availability
The cores are available from Coreworks starting in October at a cost starting at $10,000, with additional licensing fees for the Dolby cores. Bundles are available which combine different IP cores.
About Coreworks
Coreworks S.A. is a leading provider of multimedia and communications semiconductor intellectual property. Coreworks' IPs have been integrated in a wide variety of products, and implemented in various process geometries. Its proprietary technology and tools allows rapid creation and programming of Reconfigurable HW/SW IPs, targeting emerging applications such as audio, video and communications. To learn more, visit http://www.coreworks-sa.com
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit http://www.xilinx.com/.
|
Xilinx, Inc. Hot IP
Related News
- Dolby Digital Professional Encoder Now Available on Xilinx FPGAs for High Performance, Low Power Audio Broadcast Applications
- Xilinx Extends its Cost-Optimized Portfolio Targeting a Wide Range of Applications Including Embedded Vision and Industrial IoT
- SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products
- Xilinx Expands into Wide Range of Vision-Guided Machine Learning Applications with reVISION
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |