LogicVision enhances test tool to allow 'vectorless' transfer
![]() |
LogicVision enhances test tool to allow 'vectorless' transfer
By Richard Goering, EE Times
February 25, 2002 (2:48 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020225S0057
SAN JOSE, Calif. Expanding the scope of its current icBIST product, LogicVision Inc. is rolling out Embedded Test 4.0 (ET 4.0), which provides a "vectorless" transfer of data between design and test, the company said. The product contains icBIST's design-for-test capabilities and adds features aimed at test engineers. Essentially, ET 4.0 combines the current icBIST 3.3 with a new module called IC Debug. The existing icBIST 3.3 product allows chip designers to install built-in self-test (BIST) structures for logic, memory and phase-locked loops (PLLs). IC Debug makes generation and translation of test vectors unnecessary and provides an ATE-independent user interface that permits hierarchical diagnostics. IC Debug capabilities run directly on the supported automatic test equipment systems, which at this point include Credence Systems Corp.'s Duo and Quartet, Advantest Corp.'s 66xx and Teradyne Inc.'s Catalyst product lines. These represent most of the market, said Dwayne Burek, chief technical director at LogicVision. Key to IC Debug is a new way to hand off test data to ATE systems. Until now, Burek said, the handoff required a designer to create test patterns, and compile them and translate them for a tester. With the new product, he said, all of the needed information about the embedded test controllers is contained in the LogicVision database, making automatic test pattern generation unnecessary. Direct server link "There's a link between the tester and our server, with minimal work on the test side," Burek said. "Instead of calling a pattern, the tester calls our server. Patterns are created by our server as we go along, and loaded directly into the tester through an API [application programming interface]. It's a very efficient process." Also provided by IC Debug is an interactive user interface that's independent of the ATE system. IC Debug lets users create real-time diagnostics to check ATE-independent test pattern and diagnostic formats, test portability and test programming time. It supports automatic generation of manufacturing tests for logic, memory and PLLs. It also offers a hierarchical execution and diagnostic capability. The graphical user interface lets users display all of the embedded test capabilities that exist on the IC under test. Test engineers can adjust any parameter or operational mode of any embedded test controller, and sequence one or more controllers into a specific test flow. Once a test flow has been created, a run-time server can automatically carry out the test flow through interaction with the embedded test controllers on the chip. Test results can then be logged in real-time. Embedded Test 4.0 is available now.
Related News
- New Firmware Catalog Enhances Actel's Tool Suite for Embedded Software Developers
- LogicVision Announces Industry's Most Comprehensive On-Chip eDRAM Test and Repair Solution
- LogicVision's Embedded SerDes Test Selected by PLX Technology for Gen 2 PCI Express Device Family
- Faraday Technology Enhances PowerSmart Design Flow to Include Sequence's RTL Power Analysis Tool
- LogicVision and GDA Technologies Partner to Deliver LogicVision's Unique High Speed I/O Test IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |