KaiSemi offers FPGA-to-ASIC replacement with a *Zero NRE* model
Clive Maxfield, EETimes
9/15/2010 11:57 AM EDT
Using what they describe as "a breakthrough in automated FPGA-to-ASIC conversion," fabless semiconductor company KaiSemi say that they can provide customers with a seamless, full turnkey FPGA-to-ASIC solution and sell fully compatible replacement chips at a fraction of the price.
I had a long chat with KaiSemi CEO Gal Gilat earlier this week, and I must say that I was very impressed with what he told me. Today's announcement is focused on introducing KaiSemi to the world at large (they are already well-known in Israel) – in future articles we will consider the KaiSemi flow in much more detail.
For the moment, we need only note that KaiSemi's proven process uses a unique in-house tool, which performs an automated conversion directly from the original FPGA netlist into a functionally-identical ASIC gate-level netlist. This is a key point – they don’t touch the RTL for the FPGA – instead they take the final ("golden") fully-functional FPGA netlist and work from that. In addition to the programmable logic itself, conversion process also includes all hard IP blocks in the FPGA, such as DSP cores, RAM blocks, PLLs, Clock Managers, and external interfaces (DDR, PCIe, etc.).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Faraday Unveiled FPGA-Go-ASIC Prototyping Platform to Accelerate FPGA-to-ASIC Conversion
- Faraday Exhibits AI FPGA-to-ASIC Solution and IoT SoC Platform at DAC 2018
- Faraday Accelerates AI Revolution with Its FPGA-to-ASIC Conversion Service
- Logicircuit Offers First "Safe IP" Subscription Model
- ON Semiconductor Delivers Structured ASIC Technology for Military and Aerospace SoCs and FPGA-to-ASIC Conversions
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results