Aeroflex Gaisler announces SpaceWire Router IP-Core
Gothenburg, Sweden -- September 20, 2010 – Aeroflex Gaisler AB, a leader in System on Chip (SoC) design, today announces the availability of a SpaceWire router IP-core. The SpaceWire router IP-core implements a SpaceWire router as defined in the ECSS-E-ST-50-12C standard. It supports from 2 to 31 ports with an additional configuration port, which can be individually configured to be external SpaceWire links, FIFO ports or AMBA ports. The SpaceWire router is available for licensing either as part of the GRLIB IP library or as a separate IP-core in VHDL source code.
“We are pleased with the addition of another IP-core to our IP library. The SpaceWire interface is widely used in aerospace applications; the addition of this router will complement our IP library and further simplify the design effort for our customers.” said Per Danielsson, Managing Director of Aeroflex Gaisler.
The SpaceWire router is available as a soft core together with a rich IP library (GRLIB) for instantiations into both FPGAs and ASICs.
About Aeroflex Gaisler AB
Aeroflex Gaisler AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. Aeroflex Gaisler's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Aeroflex Gaisler solutions help companies develop highly competitive customer and application-specific SoC designs. Please visit www.aeroflex.com/Gaisler for more information. About Aeroflex
Aeroflex Incorporated is a global provider of high technology solutions to the aerospace, defense and broadband communications markets. The Company’s diverse technologies allow it to design, develop, manufacture and market a broad range of test, measurement and microelectronic products. Additional information concerning Aeroflex Incorporated can be found on the Company’s website: www.aeroflex.com
|
Frontgrade Gaisler Hot IP
Related News
- Aeroflex Gaisler announces MIL-STD-1553B IP-Core
- New controller IP core for secure data
- Fraunhofer IPMS develops CANsec Controller IP-Core CAN-SEC
- Significant IP-core Announcements for Omnitek
- intoPIX aggressively increases its IP-core portfolio development and salutes the creation of Image Matters by Jean-Francois Nivart
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |