Qualcomm defines format for 3-D chip stress
Rick Merritt, EETimes
9/22/2010 5:24 PM EDT
SAN JOSE, Calif. – Qualcomm has teamed up with Synopsys to define a new data exchange format it believes could be critical for supporting 3-D chip stacks that use through silicon vias. Qualcomm has already gotten support from at least one foundry and one chip assembler for the so-called Stress Exchange Format.
"We think industry needs to get together on this, everyone needs this enablement—we'll compete on other things," said Mark Nakamoto, a Qualcomm engineer.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
Breaking News
- Allegro DVT Acquires Vicuesoft to Build a Worldwide Leader in Video Codecs Compliance and Analysis Solutions
- Axelera AI and Kudelski IoT Partner for Next-Generation Edge Intelligent Ecosystem
- CAST and Shikino High-Tech Partner to Expand Silicon IP Offerings and Market Reach
- BOS Semiconductors Signed Development Contract for ADAS Chiplet SoC with an European OEM
- Kudelski IoT and u-blox collaborate to bring advanced security to autonomous driving, drones and agricultural applications
Most Popular
- How AI Will Define the Next Silicon Supercycle
- Weebit Nano fully qualifies ReRAM module to AEC-Q100 for automotive applications
- Synopsys Introduces Virtualizer Native Execution on Arm Hardware to Accelerate Software-defined Product Development
- Arm vs. Qualcomm: The Legal Tussle Continues
- Tenstorrent and UnsungFields Announce Strategic Technology Alliance