Arasan Chip Systems a key sponsor of Design & Reuse's IP-SoC Days seminar in Bangalore
Arasan to present Total IP Solution paradigm encompassing PHY IP cores
San Jose, California - September 29, 2010 - Arasan Chip Systems, Inc. ("Arasan"), a leading provider of Total Semiconductor IP Solutions, announced that it is participating in the next event of the IP-SoC Days World Tour, to be held on September 29-30, 2010 in Bangalore, India. The IP-SoC Days is a series of seminars organized by Design & Reuse (D&R), Grenoble, France. Arasan's presentations at the earlier seminars in Santa Clara and Tel-Aviv were keenly received by the attendees.
Arasan presented one of the keynotes at the start of the IP-SoC Days Tour, in Santa Clara, titled "Designing with IP in the 21st century - Think Total!" There was a strong resonance of this theme with the audience. Resource strapped SoC design teams have successfully leveraged Arasan's consultative approach starting with IP selection and optimization, combined with verification IP, software and hardware platforms to integrate high-performance interface IP into their SoCs.
At the IP-SoC Days event in Bangalore, Somnath Viswanath, Director of Marketing at Arasan, will host a panel titled "Semiconductor Evolution in India - Past, Present and Future." The panelists will share their perspective on the industry and conclude by describing their vision for the future of the industry in India. In addition, Arasan will present three relevant papers addressing the increasing scope of the Semiconductor IP ecosystem. The first presentation will be made by Hari Dubey, Design Manager at Arasan who will present a paper titled "Challenges of Integrating Analog IP in SoC Designs." On the second day of the event, Somnath Viswanath will present a paper titled "Total Solution requirements for enabling Digital and Analog IP Adoption". Arul Subbiah, Design Manager at Arasan will later present the paper "Necessity of IP configurability to meet modern day IP-SoC demands."
"We are excited to have Arasan join us in first IP-Soc Days event in Bangalore, India," commented Gabriele Saucier, Chairperson and CEO of Design & Reuse and organizer of IP-SoC Days. "With the growing importance and capability of the SoC design community in India we anticipate a strong turnout with vibrant interaction between IP providers and consumers." Details of the Bangalore IP-SoC Days event is available at: http://www.design-reuse.com/ipsocdays/bangalore/
Close on the heels of the event's success in Santa Clara (USA) and later in Tel-Aviv (Israel), the event moves to the Asia region starting at Bangalore (India), then Hsinchu (Taiwan), Shanghai (China) and will conclude with the annual IP-SoC 2010 Conference in Grenoble (France). This series of events consists of keynote talks, panel discussions, product presentations and pre-arranged customer meetings, providing an innovative approach for participants to showcase their latest products and for customers to interact with these providers versus the traditional approaches of conferences with exhibits.
Arasan is participating in multiple events in this series, presenting its product portfolio in addition to hosting panels and delivering keynote talks. Arasan provides all of the Semiconductor IP collateral to enable the rapid integration of interface IP into SoCs, chipsets and application processors. This Total IP Solution consists of RTL IP, PHY IP, verification IP, portable software stacks, hardware platforms for development and validation - all backed by our World-class customer support.
About Arasan
Arasan Chip Systems based in San Jose, CA, USA, is a world-leading supplier of SoC Intellectual Property Solutions with a successful 15 year track record. Arasan delivers technology-leading IP focused on Bus Interfaces such as MIPI, SDIO, USB, PCIe, Ethernet, and Flash Storage Solutions of NAND, eMMC, SD, CF+, UFS and more, to the global electronics market. Arasan's Total Solution Approach starts with Technology Consulting using our Domain Expertise and includes all the building blocks required for technology adoption- RTL IP cores, Analog Mixed Signal IP Cores, Verification IP, Portable Software Drivers / Stacks, Protocol Test & Analyzers, HDK's, and associated design services. Arasan Total IP Solution enables the rapid adoption of emerging technologies reducing our customer's time to market while minimizing risk and ensuring compliance to respective standards.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems to deliver a keynote at Design & Reuse's IP-SoC Day seminar in Santa Clara
- Arasan Chip Systems to present a keynote at Design & Reuse's IP-SoC Day World Tour in Tel-Aviv
- eInfochips to Exhibit and Present at Design & Reuse IP-SoC Silicon Valley 2020
- Vidatronic Sponsors Design & Reuse's IP SoC Days Conference 2019 in Santa Clara
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |