A dynamic adaptation of libraries to performance with Dolphin Integration's mixing of standard cells stems
Meylan, France – October 01, 2010. Dolphin Integration opens-up a new approach for optimizing Performance, Power and Area of any logic block through the mixing of library stems with optimal adaptation at "logic path level".
Mixing VTs within a logic block may be an illusory method to tune the optimization of logic block.
- So how should Designers proceed to optimize Performance, Power, and Area while satisfying a speed constraint?
With traditional non-mixable cell libraries, optimization can only be performed at the "logic block level" and library selection is restricted by the speed constraint of few cells on a critical path. To gain flexibility on Performance, Power and Area, Soc Designers only have the possibility to change the library and to select one with a different number of tracks (either 7, 9, 10, 12…).
With SESAME mixable Standard Cell stems, each path of the logic block can be optimized either for Performance, Power or Area. Indeed, when the Density Optimized HD-BTF stem does not reach the speed constraint of a path, the synthesizer shall automatically use speed-optimized cells of the HS-BTF stem. Such mixing capability results in the ultimate flexibility, without any added complexity for Designers as it is handled automatically by any EDA solution.
These two mixable SESAME Standard Cell stems are first released for the 130 nm technological process, soon to be followed by more advanced process nodes.
Please follow the link below to get access to the key benefits and features of our mixable stems, SESAME HD-BTF and HS-BTF
http://www.dolphin.fr/flip/sesame/013/sesame_013_products.html
You can also have a look at the brochure to discover more about SESAME stem mixing capability:
http://www.design-reuse.com/sip/view.php?id=24764
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/sesame
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm
- Proven on silicon: A Panoply of Memories and Standard Cells of Dolphin Integration to divide dynamic power by 5 at 180 nm!
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration's Panoply of Memories and Standard Cell Libraries for easing the fabrication capacity shortage
- A Patented Breakthrough for all Performances of Dolphin Integration's Standard Cell Libraries
Breaking News
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Post-Quantum Cryptography: Moving Forward
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
E-mail This Article | Printer-Friendly Page |