Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
Renowned Silicon Valley technologist alleges fraud, breach of fiduciary duty and breach of contract against TPL, Alliacense and their officers. Motion for preliminary injunction set for November 2, 2010.
Belmont, CA -- October 4, 2010 -- Silicon Valley technologist and legendary inventor Charles H. Moore announced that he has filed suit in Superior Court of Santa Clara, CA (http://www.sccsuperiorcourt.org/civil/default.htm Case # 110CV183613) against the TPL Group and Alliacense LLC, patent licensing firms based in Cupertino, CA, alleging fraud, breach of fiduciary duty, and breach of contract. Moore is also requesting preliminary injunctive relief against TPL and Alliacense. Moore has developed scores of patents over the past 40 years including those in the eponymous MMP Portfolio. He is also known worldwide as the inventor of the FORTH programming system.
Moore also stated that he has filed suit individually against the officers of TPL and Alliacense, namely: Daniel E. Leckrone, TPL Group Chairman; Daniel M. Leckrone, Alliacense President; and Michael Davis, Alliacense Senior Vice President of Licensing.
In a press release on April 26, 2010 (http://www.prnewswire.com/news-releases/patriot-scientific-corporation-files-complaint-against-the-tpl-group-92140369.html), Patriot Scientific (PTSC), part owner of the MMP Portfolio and business partner of the TPL Group filed suit in San Diego against the TPL Group alleging a contractual breach on a $1 million note receivable. In a separate court action against TPL in Santa Clara County, Court documents (http://www.sccaseinfo.org/civil.htm. Case # 110-CV-169836) indicate PTSC has sought and won a temporary restraining order against TPL. Those court documents also reveal that TPL later stipulated that the TRO would become a preliminary injunction .
Moore noted that a motion for a Preliminary injunction against TPL is scheduled for November 2, 2010 in Santa Clara County Superior Court.
About the MMP Portfolio
The MMP Portfolio includes seven U.S. patents as well as their European and Japanese counterparts. It is widely recognized that the MMP Portfolio protects fundamental technology used in microprocessors, microcontrollers, digital signal processors (DSPs), embedded processors and system-on-chip (SoC) devices. The Portfolio has upward of seventy licensees, including Intel, AMD, HP, Sony, Panasonic, Philips, Sharp, Robert Bosch,Toshiba and Fujitsu.
About Charles H. Moore
Charles H. “Chuck” Moore is known for inventing the FORTH software programming language and for his work in the 1980's on stack based microprocessors. During the 1990's, Moore used his own CAD software to design several custom VLSI chips, including the F21 processor with a network interface. More recently, he invented ColorForth and ported his VLSI design tools to it. In 2009, Moore started a new chip design firm, GreenArrays, Inc, where he sits as Chairman and Chief Technical Officer.
Related News
- RIM and The TPL Group Agree to Moore Microprocessor Patent(TM) Portfolio License
- The TPL Group Files Appeal to Reverse Markman Claim Construction for US '584 Patent in MMP Portfolio
- The TPL Group Wins Approval of Motion to Streamline Moore Microprocessor Patent (MMP) Infringement Trial for Texas Court
- The TPL Group Moves to Further Streamline Moore Microprocessor Patent (MMP) Infringement Trial for Texas Court
- TPL, Toshiba, Matsushita (Panasonic), and JVC Resolve Their Dispute Over the Moore Microprocessor Patent Portfolio
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |