USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
Renowned Silicon Valley technologist alleges fraud, breach of fiduciary duty and breach of contract against TPL, Alliacense and their officers. Motion for preliminary injunction set for November 2, 2010.
Belmont, CA -- October 4, 2010 -- Silicon Valley technologist and legendary inventor Charles H. Moore announced that he has filed suit in Superior Court of Santa Clara, CA (http://www.sccsuperiorcourt.org/civil/default.htm Case # 110CV183613) against the TPL Group and Alliacense LLC, patent licensing firms based in Cupertino, CA, alleging fraud, breach of fiduciary duty, and breach of contract. Moore is also requesting preliminary injunctive relief against TPL and Alliacense. Moore has developed scores of patents over the past 40 years including those in the eponymous MMP Portfolio. He is also known worldwide as the inventor of the FORTH programming system.
Moore also stated that he has filed suit individually against the officers of TPL and Alliacense, namely: Daniel E. Leckrone, TPL Group Chairman; Daniel M. Leckrone, Alliacense President; and Michael Davis, Alliacense Senior Vice President of Licensing.
In a press release on April 26, 2010 (http://www.prnewswire.com/news-releases/patriot-scientific-corporation-files-complaint-against-the-tpl-group-92140369.html), Patriot Scientific (PTSC), part owner of the MMP Portfolio and business partner of the TPL Group filed suit in San Diego against the TPL Group alleging a contractual breach on a $1 million note receivable. In a separate court action against TPL in Santa Clara County, Court documents (http://www.sccaseinfo.org/civil.htm. Case # 110-CV-169836) indicate PTSC has sought and won a temporary restraining order against TPL. Those court documents also reveal that TPL later stipulated that the TRO would become a preliminary injunction .
Moore noted that a motion for a Preliminary injunction against TPL is scheduled for November 2, 2010 in Santa Clara County Superior Court.
About the MMP Portfolio
The MMP Portfolio includes seven U.S. patents as well as their European and Japanese counterparts. It is widely recognized that the MMP Portfolio protects fundamental technology used in microprocessors, microcontrollers, digital signal processors (DSPs), embedded processors and system-on-chip (SoC) devices. The Portfolio has upward of seventy licensees, including Intel, AMD, HP, Sony, Panasonic, Philips, Sharp, Robert Bosch,Toshiba and Fujitsu.
About Charles H. Moore
Charles H. “Chuck” Moore is known for inventing the FORTH software programming language and for his work in the 1980's on stack based microprocessors. During the 1990's, Moore used his own CAD software to design several custom VLSI chips, including the F21 processor with a network interface. More recently, he invented ColorForth and ported his VLSI design tools to it. In 2009, Moore started a new chip design firm, GreenArrays, Inc, where he sits as Chairman and Chief Technical Officer.
Related News
- RIM and The TPL Group Agree to Moore Microprocessor Patent(TM) Portfolio License
- The TPL Group Files Appeal to Reverse Markman Claim Construction for US '584 Patent in MMP Portfolio
- The TPL Group Wins Approval of Motion to Streamline Moore Microprocessor Patent (MMP) Infringement Trial for Texas Court
- The TPL Group Moves to Further Streamline Moore Microprocessor Patent (MMP) Infringement Trial for Texas Court
- TPL, Toshiba, Matsushita (Panasonic), and JVC Resolve Their Dispute Over the Moore Microprocessor Patent Portfolio
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |