Qualcore Successfully validates USB 2.0 PHY in TSMC 90nm Technology
Sunnyvale, Calif. -- October 6, 2010 - QualCore Logic, a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs, today announced that it successfully validated USB 2.0 PHY for US based company - the leading providers of high performance non-volatile solid state drives.
The USB PHY is functional as a Hi-Speed USB Host, Device or OTG PHY with UTMI+Level 3 Interface. The IP is proved in TSMC 90nm Technology
About QualCore Logic
QualCore Logic is the recognized leader of silicon-proven Analog, Mixed-signal and Digital intellectual property (IP) for system-on-chip (SoC) designs for the past 15 years. QualCore’s IP portfolio includes high performance PHYs (DDRs, SerDes etc.), ADCs, DACs, PLLs, DLLs, Special IO’s, Power Management Solutions and various Analog and Digital building blocks. With a large team of expert engineers, we provide best-in-class solutions in all the participating technology areas right from specification till GDSII. It operates design and support centers in Sunnyvale (California) and Hyderabad (India) with more than 50 design experts. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
|
Related News
- USB 4.0, USB 3.2, USB 3.0, USB 2.0 Silicon Proven PHYs in TSMC, UMC & SMIC Foundries available from T2MIP
- Arasan Announces USB 2.0 PHY in Ultra Low Power TSMC 40LP
- Synopsys Offers First Certified TSMC 90-Nanometer USB 2.0 OTG PHY IP
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |