MIPS Technologies Joins TSMC IP Alliance to Speed Customers' Time-to-Market
Companies to Share Design, Technology and Roadmap Information to Optimize MIPS® IP Cores for TSMC Process Technology
SUNNYVALE, Calif. - October 11, 2010 - MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer, home networking, wireless, communications and business applications, today announced that it has joined the TSMC (TWSE: 2330, NYSE:TSM) Soft IP Alliance Program to speed customers' time-to-market. Through the Soft IP Program, TSMC is expected to provide specific design documents and technology information so that MIPS and other Alliance partners can optimize IP cores for TSMC's process technologies. The companies will also collaborate on roadmap alignment to expedite IP readiness.
"We're pleased to expand our relationship with TSMC by joining its IP Alliance," said Art Swift, vice president of marketing and business development, MIPS Technologies. "By sharing design, technology and roadmap information with TSMC, we can drive toward closer alignment and speed development for our many customers who work with TSMC on chip fabrication. We look forward to continuing to deepen our relationship with TSMC to further benefit our mutual customers."
"The combination of TSMC's foundry-leading technologies and manufacturing capability with MIPS Technologies' soft IP cores will enable customers to gain early insight into the power, performance and area trade-offs inherent in their SoC designs. This is an increasingly critical factor in meeting time to market objectives. We are pleased to be able to deliver this important information to our customers to help them make the best possible decisions," said Dan Kochpatcharin, deputy director, IP Portfolio Marketing at TSMC.
TSMC's new Soft IP Program enriches TSMC's IP alliance portfolio, encourages soft IP innovation and reuse through TSMC's Open Innovation Platform initiative, and aims to deliver power, performance and area optimization that is important at advanced technology nodes.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NASDAQ: MIPS) is a leading provider of industry-standard processor architectures and cores that power some of the world's most popular products for the home entertainment, communications, networking and portable multimedia markets. These include broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Sunnyvale, California, with offices worldwide. For more information, contact (408) 530-5000 or visit www.mips.com.
|
Related News
- Adesto Joins STMicroelectronics Partner Program to Accelerate Time-to-Market for Customers
- Xilinx and TSMC Team to Enable Fastest Time-to-Market and Highest Performance FPGAs on TSMC's 16-nanometer FinFET
- Chips&Media Joins TSMC's Soft-IP Alliance Program
- Sonics Joins TSMC's Soft IP Alliance Program
- Open-Silicon Adopts Broad Range of MIPS(R) Cores to Speed Time-to-market for Next-generation ASIC Designs
Breaking News
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
- New Breakthroughs in China's RISC-V Chip Industry
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |