English
Lattice Announces Update to ispLEVER FPGA Design Tool Suite
Includes Support for New Platform Manager Devices and Updated Support for the LatticeECP3 FPGA Family
HILLSBORO, OR, Oct 12, 2010 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Service Pack 1 for Version 8.1 of its ispLEVER(R) FPGA design tool suite. Service Pack 1 is an important update for designers targeting mid-range LatticeECP3(TM) devices using the ispLEVER tool suite.
Updated Support for the LatticeECP3 FPGA Family Service Pack 1 updates the device values to production characterized silicon for the entire LatticeECP3 family, including the more recently announced ECP3-35EA and ECP3-17EA devices. With SP1, power calculation, static timing analysis, timing simulation and simultaneous switching noise calculation will report results that even more accurately reflect the behavior of the actual production device.
Support for New Platform Manager Devices
In conjunction with the upcoming release of PAC-Designer(R) 6.0 software, ispLEVER 8.1 Service Pack 1 supports the new programmable mixed signal Platform Manager(TM) devices, which are also being announced today. For new users, a free version of this design flow will be available with the Starter version of ispLEVER 8.1 SP1 software.
About the ispLEVER Design Tool Suite
Lattice Diamond(TM) FPGA design software is now the flagship design environment for the latest Lattice FPGA products; however, ispLEVER software support continues as users migrate their FPGA projects. The ispLEVER software provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more. The ispLEVER software can no longer be purchased separately; however, a Lattice Diamond Subscription License also enables access to the ispLEVER environment. Synopsys' Synplify Pro advanced FPGA synthesis is included for all operating systems supported, and Aldec's Active-HDL Lattice Edition simulator is included for Windows.
Pricing and Availability
The ispLEVER 8.1 Service Pack 1 tool suite for Windows and Linux users is available immediately without charge for ispLEVER 8.1 users.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
|
||||||
Related News
- Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity
- Lattice Announces ispLEVER 7.1 Service Pack 1 FPGA Design Tool Suite
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
- Lattice ispLever 7.0 Service Pack 1 FPGA Design Tool Suite Now Available
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |