Recore Systems Selects Synopsys' Galaxy Implementation Platform for Reconfigurable SoC Development
Enschede, The Netherlands, October 12th, 2010 – Recore Systems, a fabless semiconductor company that develops advanced high-performance and energy efficient digital signal processing platform chips and licenses reconfigurable semiconductor IP, today announced that it has selected Synopsys’ Galaxy Implementation Platform for the implementation of reprogrammable, application-specific DSPs. These DSPs target ultra-low power stream processing applications such as digital Radio and TV, personal media players (PMPs) and navigation and infotainment systems.
Recore’s reconfigurable systems-on-chips offer a unique balance between flexibility, high performance, low power and low cost, and enable dynamic multiplexing of various applications. Reference implementation of hardware, pre-verification of hardware, and software building blocks reduce time-to-market and costs. Dynamic reconfiguration allows product differentiation, upgrading, bug-fixing and added functionality, all in software.
Recore has access to Synopsys’ comprehensive design implementation and IP solutions. The initial set of products includes Design Compiler Ultra synthesis, Power Compiler power optimization, DFTMAX compression, IC Compiler place and route technology, PrimeRail rail analysis, StarRC parasitic extraction, PrimeTime timing analysis, TetraMAX automatic test generation, Formality power-aware equivalence checking, and the DesignWare Library.
“Synopsys’ Galaxy Implementation Platform provides us with a valuable extension to our tooling capability,” said Paul Heysters, CEO of Recore Systems. “As we expand our digital signal processing IP portfolio and move into providing complete IC platforms, it is crucial that we can accomplish the whole ASIC design flow in-house. With Synopsys’ EDA software and DesignWare IP, we can provide our mutual customers with a higher quality of service.”
“Today’s market requires leading fabless companies to join forces with design partners who can help them accelerate the deployment of new designs and signal processing IPs implemented in the most advanced process technology nodes,” said Steve Smith, senior director of marketing, implementation platform at Synopsys. “Synopsys’ Galaxy Implementation Platform and DesignWare IP provide Recore with a tape-out proven path from RTL to working silicon. We will continue to work with them to help ensure that our mutual customers can meet their high- performance and ultra-low power implementation targets.”
About Recore Systems
Recore Systems is a fabless semiconductor company that develops advanced digital signal processing platform chips and licenses reconfigurable semiconductor IP. Recore’s technology enables highly energy-efficient digital signal processing in products such as cell phones, digital radios/TVs and infotainment/navigation systems. The company is specialized in reconfigurable multi-core designs that allow instant adaptation to new situations and offer a unique combination of flexibility, high performance, low power and low cost. Scalability of the technology allows use in both consumer and high-end applications. More information about Recore Systems can be found on our web site: www.recoresystems.com.
|
Related News
- Industry Leaders Achieve Significant Power and Performance Gains With Synopsys' Low Power Solution
- Synopsys Delivers Unified Solution for Digital and Custom SoC Designs
- Tensilica Delivers New Design Flow Support for Synopsys' Galaxy Implementation Platform Technologies
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
- Synopsys to Enable New Levels of Insight into SoC Designs and Systems with Industry's First Silicon Lifecycle Management Platform
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |