OCP-IP Partners with Duolog Technologies to Provide OCP Performance Analysis Solution
DUBLIN & BEAVERTON, Ore.--October 12, 2010--Duolog Technologies and OCP-IP today announced that Duolog will provide its OCP-Tracker performance analysis tool free of charge to members of OCP-IP. The Open Core Protocol (OCP) is an openly-licensed bus protocol for on-chip communications. Duolog’s OCP-Tracker tool allows designers of OCP-based systems to tune their system architectures to maximize performance.
OCP-Tracker is a software tool that provides graphical performance, statistical and transaction analysis of OCP interfaces and fabrics. It also enables validation of performance metrics via a built-in regression manager. OCP-Tracker seamlessly interfaces with OCP-IP’s CoreCreator II trace files to allow bandwidth, latency and other types of performance metrics to be analyzed. OCP-Tracker’s 3D 360° navigation engine allows these metrics to be visualized in an intuitive way so that even the most complex scenarios can be easily understood. With its ease of use, OCP-Tracker allows designers to comprehensively diagnose the performance of OCP-based systems in a predictable and intuitive manner.
“We are delighted to be able to deliver a complimentary version of OCP-Tracker to OCP-IP members,” said Ray Bulger, co-founder and CEO of Duolog Technologies. “There was a tremendous response when we previously provided our OCP-Conductor transaction analysis tool to OCP-IP members. We have now decided to also make OCP-Tracker available so that OCP-IP members can harness the powerful array of features from both tools.”
“OCP-IP continues to deliver best-of-breed products to our members,” said Ian Mackintosh, president and chairman of OCP-IP. “OCP-Tracker gives the OCP-IP community access to a sophisticated graphical performance analysis solution. We are pleased to partner with Duolog again to enable the expansion of our extensive infrastructure of solutions that we provide to our members.”
Availability
OCP-IP paying members can request OCP-Tracker and OCP Conductor immediately as part of their benefits of membership. Details are available by visiting the OCP-IP website at www.ocpip.org. The latest OCP-IP news is available in the free OCP-IP newsletter available at www.ocpip.org/pressroom/newsletters/.
About Duolog Technologies:
Duolog Technologies is an award-winning provider of EDA tools and services that enable the flawless and rapid integration of today’s increasingly complex SoC, ASIC and FPGA designs. Duolog’s Socrates Chip Integration Hub employs a modular and extensible suite of tools for I/O layer definition, IP packaging, automated system assembly and register management.
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- Duolog Technologies Provides OCP-IP Members Powerful OCP Transaction Analysis Tool
- OCP-IP Releases OCP Debug Socket Specification 2.0
- OCP-IP Releases OCP 3.1 Specification into Member Review
- OCP-IP Highlights Successful Implementation of Advanced OCP Features in Leading-Edge Designs
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |