Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
Evatronix explains the latest trends in IP verification basing on the SuperSpeed USB 3.0 certified IP core.
Bielsko-Biala/Poland, October 18, 2010 - The silicon intellectual property (IP) provider, Evatronix SA, has announced today it will participate at the 2010 SSIP Seminar that will be held on October 20th in Shanghai, China, giving a keynote entitled “IP Verification - SuperSpeed USB as an example”. The keynote will elaborate on key issues in successful IP verification and will use the company’s most advanced product, the USB-IF certified SuperSpeed USB 3.0 Device controller as a case study.
“IP verification is and always will be one of major concerns for SoC designers. This extremely important process is being more and more pushed by growing complexity of IP from one side and shortening time to market from the other,” said Ireneusz Sobanski, IP Verification Engineer at Evatronix. “Therefore we are presenting new ways of IP verification, which are faster, more accurate and more complete than previous approaches. The methodologies we are discussing aim at integrating verification into other stages of SoC design, and help discover potential issues as early as possible.”
The company’s SuperSpeed USB 3.0 Peripheral device controller was one of the first devices compatible with the USB 3.0 specification back in 2009, and has been certified by the official USB certification body, the USB Implementers Forum, as such. A thorough IP verification process resulted not only in USB 3.0 specification compliance, but also in top performance values of the IP core.
The SSIP 2010 seminar is organized for the third time by the Shanghai Silicon Intellectual Property Exchange Center (SSIPEX) and the Shanghai Integrated Circuit Industry Association (SICA), and supported by the China Semiconductor Industry Association (CSIA) and the Pudong New Area, Shanghai Science and Technology Association. The seminar will be discussing “Emerging market for SoC and IP supply new relationship" as the theme, inviting world-renowned semiconductor manufacturers, system machine users, research, investment and other agencies.
About Evatronix USB Products
Evatronix USB Design-In product suite is a complete solution for any System-on-Chip that implements the USB connection. Designers can choose from single function controllers through dual role On‑The‑Go devices to USB Application Platforms. All Evatronix USB devices are certified by USB-IF for compatibility with relevant specifications and accompanied by complementary software support as well as embraced by PHY interoperability programs. Hardware development environment enables quick start with application design, while USB customization services and a variety of reference designs facilitate rapid app development.
About Evatronix
Evatronix SA, founded in 1991, develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Evatronix is a renowned provider of 8051 microcontrollers, SuperSpeed USB 3.0 and USB 2.0 controllers and memory controllers – ONFi 2.2 compatible NAND Flash and SD 3.0/SDIO 2.0 and eMMC 4.4 compatible SDIO Host controller, among others. Evatronix is headquartered in Bielsko-Biala, Poland, and employs over 75 engineers. For more information about the company please visit the company’s web site at www.evatronix-ip.com or contact Jacek Duda at +48 32 231 11 71 ext. 22 or jacek.duda(at)evatronix-ip.com
|
Related News
- DVCon India 2023 | Keynote: "Journeying Beyond AI: Unleashing the Art of Verification" by Sivakumar P R, Founder & CEO, Maven Silicon
- HDL Design House New Verification Seminar in Switzerland: Maximizing Verification Efficiency
- HDL Design House New Verification Seminar in Austin: Maximizing Verification Efficiency
- HDL Design House Seminar: The Verification Challenge
- HDL Design House and Airics Seminar on Latest Verification Trends in FPGA and ASIC
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |