Atrenta and TSMC Develop a Soft IP Qualification Flow
San Jose, Calif., Oct 21, 2010 - Atrenta Inc., the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow, disclosed details today of a collaboration with TSMC to enhance the quality of delivered synthesizable IP using Atrenta's SpyGlass ® platform.
SpyGlass is Atrenta's register transfer level (RTL) analysis and optimization product suite that analyzes and optimizes the quality of integrated circuit designs early in the design process, before expensive and time-consuming physical implementation begins. Parameters such as syntax correctness, power consumption, clock synchronization, testability, timing constraints and physical routability are examined and optimized. GuideWare™ represents the prescribed reference methodology provided by Atrenta that results in the most efficient and effective use of the SpyGlass family.
TSMC and Atrenta will jointly define a subset of Atrenta's GuideWare™ methodology for soft IP handoff and IP acceptance. Using Atrenta's design metrics and datasheet generation capability, a series of comprehensive reports will be created automatically for each IP block and will be available to end customers. The reports will cover items such as completeness of the design intent for the IP, design profile statistics such as instance, flop and latch count and testability, timing and power information.
"TSMC focuses intently on the quality of deliverables associated with its IP ecosystem," said Suk Lee, director, Design Infrastructure Marketing Division. "We searched for a methodology and toolset that would provide an accurate, objective assessment of any IP that is part of the TSMC IP ecosystem. Atrenta's GuideWare methodology and SpyGlass family is expected to provide a robust capability to address these needs."
"Increasing IP quality is a major goal to achieving the much needed design productivity improvements at advanced technology nodes," said Dr. Ajoy Bose, chairman, president and CEO of Atrenta. "We have seen a growing application of our SpyGlass family to address the IP quality issue across our customer base. We are delighted to work with TSMC to help enable this critical solution for a large segment of the industry."
The SpyGlass family is available exclusively from Atrenta.
About Atrenta
Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world's top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com .
|
Related News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Cadence and TSMC Collaborate on N16 79GHz mmWave Design Reference Flow to Accelerate Radar, 5G and Wireless Innovation
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |