Quickpath IP bound for Achronix FPGAs
Peter Clarke, EETimes
11/4/2010 9:05 AM EDT
LONDON – Achronix Semiconductor Corp. will be including the hard Quickpath IP core in support of processor communications on forthcoming field programmable gate arrays enabled by Intel manufacturing.
Quickpath Interconnect is a point-to-point processor interconnect developed by Intel to compete with HyperTransport. The move looks set to be a pre-cursor to the inclusion of one or multiple hard Intel processor cores on an Achronix FPGA.
It adds fuel to the idea of the importance of multicore-processor-array-plus-FPGA-fabric as a generalized design platform going forward. It supports the idea that the Intel-Achronix deal parallels an FPGA-processor collaboration announced by Xilinx Inc. and ARM Holdings plc in October 2009.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Achronix Adopts Movellus Maestro Clock Network for Its Speedster7t FPGAs
- Achronix and BittWare Launch VectorPath Accelerator Card with Speedster7t FPGAs
- Micron and Achronix Deliver Next-Generation FPGAs Powered by High-Performance GDDR6 Memory for Machine Learning Applications
- Telesoft Technologies Selects Achronix Speedster22i FPGAs for Dual 100GbE MPAC6200
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity