Open-Silicon Strengthens Patent Portfolio with Test Technology
TestMAX’s Scan-Frequency Scaling technology reduces test time and device cost
MILPITAS, Calif. – November 9, 2010 -- Open-Silicon, Inc., a leading ASIC design and semiconductor manufacturing company, announced today that the United States Patent and Trademark Office has issued U.S. Patent 7,805,648 related to Open-Silicon’s TestMAX technology. As a part of Open-Silicon’s custom silicon solution, scan-frequency scaling reduces silicon test time providing customers with an additional way to decrease overall device cost.
Introduced in 2009, TestMAX is part of Open-Silicon’s MAX Technologies product line – a result of extensive R&D to create a series of products that allow customers to take their designs to a level beyond what the latest EDA tools offer. As design gate counts continue to grow exponentially, both wafer probe and final test costs increase. TestMAX addresses this challenge by significantly reducing test time, and therefore lowering device cost. Other significant benefits are that it requires no design changes, is scan-architecture independent, and can be applied on previously taped out designs.
Scan-Frequency Scaling
Traditional scan testing frequencies are limited by the power dissipation in the device under test. By first profiling the scan vectors for power dissipation, Open-Silicon is able to select those tests with lower thermal impact and power mesh currents and greatly increase their frequency.
“The granting of this patent underscores the strength and execution of Open-Silicon’s technology solutions,” said Colin Baldwin, Director of Marketing at Open-Silicon. “Fully custom silicon that wins in the market requires a lot more than today’s readily-available EDA tools. Our team of experienced engineers is focused on solutions that enable the creation of custom silicon that touts optimal power and performance, while reducing cost and accelerating time-to-market.”
About Open-Silicon, Inc.
Open-Silicon, Inc. is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. Open-Silicon’s OpenMODEL brings together Open-Silicon’s engineering technology and high-quality manufacturing services with one of the broadest partner ecosystems for IC development, spanning IC design, open market IP integration, wafer fabrication, and assembly/test services. Open-Silicon received the Global Semiconductor Alliance (GSA) award for Most Respected Private Semiconductor Company in 2008 and 2009. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Open-Silicon Expands Networking IP Portfolio to Address High-Bandwidth Ethernet Endpoint and Ethernet Transport Applications
- Open-Silicon Strengthens Management Team With Key Executive Appointments
- Open-Silicon Improves Test Quality with Mentor Graphics Tessent Cell-Aware Test
- NetLogic Microsystems Strengthens its Innovation and Technology Leadership with Expanded Patent Portfolio
- Open-Silicon Awarded Patent for Low Power ASIC Design Methodology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |