Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
How to apply efficient verification to mixed signal IP? Will a SuperSpeed USB 3.0 digital IP run on an 8-bit microcontroller? Find the answers during Evatronix sessions.
Bielsko-Biala/Poland, November 15th, 2010 - Evatronix SA has announced today the presentation of two technical papers at the annual IP –SoC Conference in Grenoble, France on Nov 30th - Dec 1st, 2010. The speeches will address the key issues in the SoC design domain – verification and application development. The 2010 IP-SoC Conference will be the 6th consecutive IP-SoC event to which Evatronix contributes with technical papers.
SESSION 1 - SYSTEMATIC APPROACH TO VERIFICATION OF A MIXED SIGNAL IP. HSIC PHY CASE STUDY
This paper discusses the verification process of a mixed signal core of an HSIC PHY. After explaining the specific topic related with HSIC comparison to USB, Evatronix will demonstrate the verification strategy. It will be explained from the top level point of view, together with detailed description covered in subsequent sections. Then the system level testbench and interoperability testbenches will be explained parallel to local testbenches for analog block characterization. Finally, the testchip verification procedure will be presented. The methodology is based on robust analog and digital design flows, where the usage of mixed signal simulators allows combining these flows and increases level of the verification.
SESSION 2 – USB 3.0 APPLICATION BUILDING USING LOW PERFORMANCE 8-BIT MICROCONTROLLER
During this session Michal Jedrak, Technical Marketing Manager at Evatronix, will present the aspects of building a SuperSpeed USB 3.0 application using a low performance 8-bit microcontroller, taking an 8051 derivative as an example. After a technical overview of the USB technology and its performance, the example architectures will be discussed and followed by description of target applications based thereon. Besides the architectural view also the software side and its performance will be discussed. To give the full view the silicon area demands and power consumption will also be presented.
ABOUT EVATRONIX
Evatronix SA, founded in 1991, develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Evatronix is a renowned provider of 8051 microcontrollers, SuperSpeed USB 3.0 and USB 2.0 controllers and memory controllers including ONFi 2.2 compatible NAND Flash and SD 3.0/SDIO 2.0 and eMMC 4.4 compatible SDIO Host controllers. Evatronix is headquartered in Bielsko-Biala, Poland, and employs over 75 engineers. For more information about the company please visit the company’s web site at www.evatronix-ip.com or contact Jacek Duda at jacek.duda@evatronix-ip.com
|
Related News
- Evatronix to Discuss Multi-configuration Challenges in IP Design at the D&R IP-SoC Day in Tel-Aviv
- EVE to Showcase ZeBu-Server During IP-SoC 2010 in Grenoble
- Artisan Debuts Comprehensive Analog, Mixed Signal And Digital IP Solutions At Design Automation Conference
- Xpeedic Launches High-Speed Digital Signal Integrity, Power Integrity Suite at Design Automation Conference
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
Breaking News
- Allegro DVT Acquires Vicuesoft to Build a Worldwide Leader in Video Codecs Compliance and Analysis Solutions
- Axelera AI and Kudelski IoT Partner for Next-Generation Edge Intelligent Ecosystem
- CAST and Shikino High-Tech Partner to Expand Silicon IP Offerings and Market Reach
- BOS Semiconductors Signed Development Contract for ADAS Chiplet SoC with an European OEM
- Kudelski IoT and u-blox collaborate to bring advanced security to autonomous driving, drones and agricultural applications
Most Popular
- How AI Will Define the Next Silicon Supercycle
- Weebit Nano fully qualifies ReRAM module to AEC-Q100 for automotive applications
- Synopsys Introduces Virtualizer Native Execution on Arm Hardware to Accelerate Software-defined Product Development
- Arm vs. Qualcomm: The Legal Tussle Continues
- Tenstorrent and UnsungFields Announce Strategic Technology Alliance
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |