Xilinx Enables Leading Wireless Platform & Semiconductor Company to Speed Wireless Products to Market With FPGA-Based Prototyping System
System allows company to quickly prototype ASSP designs & jumpstart software development
SAN JOSE, Calif., Nov. 16, 2010 -- Xilinx, Inc. (Nasdaq: XLNX) and ST-Ericsson, a world leader in wireless platforms and semiconductors, today announced that ST-Ericsson is developing a next-generation PEPS-2 application-specific standard product (ASSP) prototyping platform based on Xilinx's high performance Virtex(R)-6 FPGAs.
The new platform for emulation, prototyping and software development will include up to six high performance Virtex-6 FPGAs and will allow software development prior to ASSP silicon availability. ST-Ericsson deployed its first generation PEPS system, which included six Virtex-4 FPGAs, to develop its highly acclaimed U8500 Smartphone Platform.
The upcoming PEPS-2 system will allow customers to develop even larger and more complex ASSP platforms and run the system faster, with much lower power, due to the Virtex-6 FPGAs.
About Xilinx
Xilinx is the world's leading provider of programmable platforms. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
- HyperSilicon Releases Xilinx- XCVU440 Based FPGA-Based Prototyping Platform for VLSI (Very Large Scale Integration)Verification
- Aldec Enters the ASIC Prototyping Market with HES-7
- Customisable wireless medical sensor chip with machine learning accelerator enables mass market advanced medical and vital-sign monitors
- Amlogic Reduces HW/SW Integration Time for Multimedia SoCs by Two Months Using the Cadence Protium S1 FPGA-Based Prototyping Platform
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |