Dolphin Integration announces a thrilling release of the already celebrated Cassiopeia architecture for ROM
Meylan, France – November 19, 2010. The latest release of the single metal via-programmable sROMet Cassiopeia is now available as a complement of Dolphin’s High Density and Low Power Panoply of silicon IP for the 130 nm process.
“To maintain or increase their strength on the market, manufacturers of high density consumer and nomadic devices must regularly offer more features to their end customers - while maintaining competitive pricing. Finding the best compromise between low power and cost reduction is a significant challenge for SoC designers”, said Elsa BERNARD-MOULIN, Product Manager, Dolphin Integration Library Product Line.
The Cassiopeia architecture for ROM meets the most demanding power budgets thanks to its smart low power design. Cassiopeia also allows cost reduction thanks to its high density architecture and Design for Yield.
Customers’ Benchmarks demonstrate that the sROMet Cassiopeia is:
- Up to 50% less power consuming and
- 5% up to 30% denser than alternative solutions
Please follow the link below to get access to the key benefits and features of this product:
http://www.design-reuse.com/sip/view.php?id=15733
For more information about the High Density and Low Power Panoply:
http://www.design-reuse.com/sip/view.php?id=23771
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- Dolphin Integration complements its 130 nm catalog with a low voltage release of the ROM Cassiopeia
- Dolphin Integration complements their portfolio of ROM with a shrinked variant of Cassiopeia for the 152 nm process
- TDK-Micronas renews its trust in Dolphin Integration's RAM and ROM Silicon IPs
- Dolphin Integration announces a new release of its innovative IDE for the RISC-V ecosystem
- Dolphin Integration augments the TSMC IP Ecosystem at 40 nm ULP eFlash with new TITAN Read Only Memory
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |