IP Cores, Inc. Licenses Encryption Technology to Space Systems/Loral
IP Cores, Inc. Has Licensed Encryption Technology to Space Systems/LORAL for Satellite Applications.
Palo Alto, California, November 22, 2010 -- IP Cores, Inc. (http://www.ipcores.com) has licensed its encryption technology to Space Systems/Loral (SS/L) for satellite applications. The IP Cores solution will be used in conjunction with SS/L’s advanced satellite control subsystem to provide extremely high security for satellite communications.
"Our new encryption solution is standard-based, extremely compact, and resistant against the single-event upset (SEU)," said Dmitri Varsanofiev, CTO of IP Cores. "This solution is therefore well-suited to be used for satellite-based encryption".
Compact Self-Contained Core Simplifies Design-In
IP Cores, Inc. is the leading company in the area of ultra-compact implementation of the standard encryptions technology. Miniature sizes of the cores offered by IP Cores, Inc. permit an efficient implementation utilizing the existing low-power space-qualified hardware solutions.
Resistance Against SEU Permits Mission-Critical Applications
Single event upset (SEU) is a result of the change of the circuit state caused by an ionizing particle or radiation striking an element of a micro-electronic device. Probability of such change, typically resulting in a “soft error”), is increasing with the altitude and is much more pronounced in space, where high energy ionizing particles (galactic cosmic rays), solar particles and high energy protons trapped in the Earth's magnetosphere exist as part of the natural background.
Using encryption in the mission-critical components of the satellites requires resistance against the SEU. Design techniques used by IP Cores, Inc. deliver certain level of resistance against SEU.
For more information about IP Cores’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, BCH and Viterbi decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- Frontgrade Gaisler Licenses BrainChip's Akida IP to Deploy AI Chips into Space
- Boeing Defense, Space & Security Licenses Flex Logix's Embedded Field-Programmable Gate Array on GlobalFoundries 14nm Process
- Ramon Chips Licenses CEVA-X DSP for High Performance Computing for Space Applications
- Stepmind Licenses ARM Core For Network Data Encryption Applications
- Samsung licenses SafeNet's encryption technology for ASICs, SoC designs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |