SMIC Adopts Cadence DFM and Low-power Silicon Realization Technology for 65-Nanometer Reference Flow
Leading Chinese Foundry Cites Significant Productivity Boost Through Cadence Silicon Realization
SAN JOSE, Calif. and Shanghai, China, Dec. 04, 2010 – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Semiconductor Manufacturing International Corporation ("SMIC", NYSE: SMI and HKSE: 981), the largest semiconductor foundry in China, has adopted Cadence Silicon Realization products for the design-for-manufacturing (DFM) and low-power technology at the core of SMIC’s 65-nanometer Reference Flow 4.1. Using Cadence Encounter Digital Implementation System as the foundation, the companies collaborated to provide an integrated end-to-end Silicon Realization flow for 65-nanometer system-on-chip (SoC) designs.
After rigorous evaluation, SMIC selected the Cadence Silicon Realization products based on their robust hierarchical flow for large-scale designs and superior quality of results. SMIC determined that the tight flow integration across functional, physical, and electrical domains – for estimation, logic design, verification, physical implementation and in-design signoff technologies – provided a significant boost in both designer productivity and ease of use, and produced more deterministic results.
Cadence Silicon Realization technology used in the SMIC flow includes Incisive? Enterprise Simulator, Encounter? RTL Compiler, Encounter Test, Encounter Conformal? Low Power, Encounter Conformal Equivalence Checker, Encounter Digital Implementation System, QRC Extraction, Encounter Timing System, Encounter Power System, Litho Physical Analyzer, Litho Electrical Analyzer, Cadence CMP Predictor and Assura? Physical Verification.
“Our mutual customers can greatly benefit from the Cadence contributions to Reference Flow 4.1, which address two important challenges they face at 65 nanometers — design margins and yields,” said Min Zhu, senior director of design service at SMIC. “Deploying the full end-to-end Cadence Silicon Realization flow for digital design, verification, and implementation along with our reference flow will enable our customers to work more efficiently and productively toward improving silicon quality and shrinking time to market.”
Cadence recently announced a new holistic approach to Silicon Realization that moves chip development beyond its traditional patchwork of point tools to a streamlined end-to-end path of integrated technology, tools, and methodology. The new approach is focused on offering products and technologies that deliver on the three requirements for a deterministic path to silicon: unified design intent, abstraction, and convergence. A key element of the Cadence EDA360 strategy, this approach is aimed at boosting productivity, predictability and profitability while reducing risk.
“As longtime collaborators with SMIC, it’s a pleasure to once again team with their technologists to help our mutual customers carve a faster path to Silicon Realization,” said David Desharnais, product management group director at Cadence. “Working in collaboration with leading customers and design-chain partners like SMIC is key to fulfilling the EDA360 vision and the promise of enhanced productivity, predictability and profitability.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
About SMIC
Semiconductor Manufacturing International Corporation (“SMIC”; NYSE: SMI; SEHK: 981) is one of the leading semiconductor foundries in the world and the largest and most advanced foundry in Mainland China, providing integrated circuit (IC) foundry and technology services at 0.35-micron to 45/40-nanometer. Headquartered in Shanghai, China, SMIC has a 300mm wafer fabrication facility (fab) and three 200mm wafer fabs in its Shanghai mega-fab, two 300mm wafer fabs in its Beijing mega-fab, a 200mm wafer fab in Tianjin, a 200mm fab under construction in Shenzhen, and an in-house assembly and testing facility in Chengdu. SMIC also has customer service and marketing offices in the U.S., Europe, and Japan, and a representative office in Hong Kong. In addition, SMIC manages and operates a 300mm wafer fab in Wuhan owned by Wuhan Xinxin Semiconductor Manufacturing Corporation. For more information, please visit www.smics.com
|
SMIC Hot IP
Related News
- Cadence Introduces 32/28-Nanometer Low-Power RTL-to-GDSII Silicon Realization Reference Flow for Common Platform Alliance
- Cadence and SMIC Collaborate on Delivery of Low-Power 28nm Digital Design Reference Flow
- Cadence Low-Power, Advanced-Node Digital Technology Incorporated Into SMIC 40nm Reference Flow
- SMIC and Cadence Announce the Availability of 65-Nanometer Low power Reference Flow 4.0
- SMIC and Synopsys Deliver 28-nm HKMG Low-Power Reference Flow
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |