Mentor Graphics Delivers Seamless 4.2 Co-verification Environment
Mentor Graphics Delivers Seamless 4.2 Co-verification Environment
WILSONVILLE, Ore.--(BUSINESS WIRE)--Nov. 12, 2001--Mentor Graphics Corporation (Nasdaq:MENT - news) today announced the availability of version 4.2 of the Seamless® Co-Verification Environment(TM).
New features in Seamless 4.2 include availability on the Linux platform, tighter integration with Denali's Memory Modeler -- Advanced Verification (MMAV) product, and a second-generation CPU model interface and enhanced hardware/software debug.
Seamless 4.2 continues to offer support for the broadest range of logic simulators and software development environments, and now has models available for over 100 processor cores. The release of version 4.2 coincides with Gartner Dataquest's report which lists Mentor Graphics as the undisputed market share leader in hardware/software co-verification in 2000.(a)
Seamless Now Available On Linux
As Pentium 4 clock speeds surpass 2-Ghz, and memory-bus bandwidth approaches 800-Mhz, the personal computer has evolved into a high-performance, low-cost simulation platform. This development, in concert with the tight coupling between Seamless and logic simulation, has created customer demand for Seamless on Linux.
"Seamless 4.2 comes in response to customer demand for Linux operating system support," said Larry Anderson, director of marketing, System-on-Chip Verification Division, Mentor Graphics. "Linux support broadens our addressable market to include design groups employing PC simulation farms for verification and regression testing of complex SoC designs."
Tighter Integration with Memory Modeler -- Advanced Verification From Denali Software, Inc.
The Seamless Co-Verification environment includes a license for Denali Software's Memory Modeler -- Advanced Verification (MMAV). Customers can now download new versions of MMAV from Denali's web site, and dynamically link it with Seamless 4.2. In addition, the new integration supports both Seamless and standard Denali models in the same simulation.
"At Denali, we pride ourselves on having the highest-quality verification IP for semiconductor memories," said Kevin Silver, VP of marketing at Denali. "Native Memory Modeler -- Advanced Verification (MMAV) support in Seamless 4.2 will benefit all of our mutual customers. Seamless 4.2 users now have instant access to over 4,000 memory components on eMemory.com, and can be assured that these models are optimized for use with the latest version of Seamless."
New Modelware CPU Interface
Recent advances in embedded core architectures, such as multiple busses, split transactions, write-back buffers, and streaming cache fills have increased the effort required to develop a Seamless Processor Support Package (PSP). In response to these advances, and to feedback from its semiconductor partners, Mentor Graphics re-architected the PSP interface, resulting in the Modelware Application Program Interface (API). By incorporating functions found common across many PSPs, Modelware simplifies development, and improves the accuracy and reliability of cycle accurate Seamless PSPs for advanced architecture embedded cores.
Seamless 4.2 Enhances Hardware/Software Debug
Detecting errors in the hardware/software interface is a key capability of Seamless, but isolating and correcting the error is equally important. Vital to this process is the correlation of hardware and software execution in the respective debuggers. To this end, Seamless 4.2 adds the ability to display software time in the logic simulator waveform display. Users can now locate precisely where in software a given hardware cycle is initiated, pinpointing accurately the source of errant behavior.
Availability and Pricing
Seamless 4.2 is available on Linux, HP, Sun and IBM UNIX-based platforms. Pricing of Seamless 4.2 starts at $40,000. For more information, or to register for free Seamless workshops and SoC verification seminars, visit our web site at www.mentor.com/seamless.
Mentor Graphics Number One in Co-Verification Market
In related news, Mentor Graphics announced that it out performs its competition in the hardware/software co-verification market with a 90 percent market share in 2000 according to the most recent Gartner Dataquest study on the Electronic Design Automation (EDA) industry, "EDA 2001: It's Good to be an EDA Vendor" (10/25/2001). The market is expected to exceed $115-million in revenues in 2005.
About Seamless
Combining the best in embedded software development tools with logic simulation, the Mentor Graphics® Seamless co-verification environment delivers high performance co-verification months before a hardware prototype can be built. The Seamless environment enables software and hardware development to be carried out in parallel removing the software from the critical path, and reducing the risk of hardware prototype iterations resulting from integration errors. User-controlled optimizations boost performance by isolating the logic simulator from software-intensive operations such as RTOS initialization, block memory transfers, and algorithmic routines. Seamless supports all popular logic simulators and software development environments, including the Model Technology® ModelSim® environment.
About Mentor Graphics Corporation
Mentor Graphics Corporation (Nasdaq:MENT - news) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of more than $600 million and employs approximately 3,000 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
Mentor Graphics, Model Technology, ModelSim and Seamless are registered trademarks of Mentor Graphics Corporation. Co-Verification Environment is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
Contact:
For Mentor Graphics Corporation
Wendy Slocum, 503/685-1145
wendy_slocum@mentor.com
or
Benjamin Group
Jeremiah Glodoveza, 415/352-2628 ext. 136
jeremiah_glodoveza@benjamingroup.com
Related News
- Mentor Graphics Seamless Co-Verification Environment First to Support Infineon Technologies TriCore 32-Bit Unified Processor for Embedded Systems
- MIPS Technologies 24K High-Performance Product Line Supported by Mentor Graphics Seamless Co-Verification Tools
- Mentor Graphics Delivers First Co-Verification Models for MIPS64 Embedded Processors
- Mentor Graphics First to Provide Co-Verification Support for MIPS32 34K Multi-Threading Processor Cores
- Mentor Graphics Enables Hardware/Software Co-Verification with StarCore Processor Models
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |