Cadence C-to-Silicon Compiler Supported in Fujitsu Semiconductor’s ASIC Flow for System Realization
C-to-Silicon Compiler Connects High-Level Synthesis to Production Implementation to Deliver Predictable IP Development from TLM to GDSII
SAN JOSE, Calif. -- Dec 8, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a global leader in electronic design innovation, today announced that Fujitsu Semiconductor Limited now supports the Cadence® C-to-Silicon Compiler for high-level synthesis in ASIC design flows. C-to-Silicon Compiler is the only high-level synthesis tool that embeds production RTL synthesis--Cadence Encounter® RTL Compiler--to generate implementation-ready RTL for the target application. This delivers a predictable flow from transaction-level model (TLM) to GDSII, with the ability to apply ECO patches throughout, effectively reducing System Realization time. A separate Fujitsu subsidiary has already begun using C-to-Silicon Compiler in production on a large-scale design.
“Our customers want to adopt high-level synthesis based on SystemC in order to increase their design and verification productivity, and enable wider re-use of their IP,” said Takashi Hasegawa, general manager of SoC Solutions Division, Fujitsu Semiconductor Limited. “We have carefully evaluated Cadence C-to-Silicon Compiler--which delivers the capability to handle ECOs at any time--and its contribution to rapid system development. As a result, we have decided to support its use by our customers, and we are planning to use it internally on a production design.”
C-to-Silicon Compiler raises the design abstraction level so that verification can be more productive and the design can be more readily re-used across varying configurations in end devices. The unique incremental synthesis capabilities that C-to-Silicon Compiler offers integrate tightly with Silicon Realization technologies, including
Encounter RTL Compiler, Encounter Conformal® ECO and Conformal LEC, to deliver a predictable TLM-to-GDS flow with full ECO capabilities.
“With our innovative C-to-Silicon Compiler technology, engineers can dramatically accelerate product development for various applications and derivative designs,” said Michał Siwiński, product management group director for System Realization at Cadence. “We expect Fujitsu Semiconductor to benefit significantly from the time-to-market benefits inherent in highly reusable product design and verification at a raised level of abstraction.”
The Cadence System Realization is a key component of the EDA360 vision, which emphasizes the need for rapid, applications-driven system development.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Fujitsu Semiconductor and Synopsys Deliver an Optimized and Predictable Customized SoC (ASIC) Design Flow
- Cadence C-to-Silicon Compiler Helps Renesas Realize Quick HEVC IP Development
- Cadence Incisive Platform Cuts Fujitsu Semiconductor’s Regression Verification Time By 3X
- Fujitsu Semiconductor Adopts Cadence Chip Planning System for MCU Chips at Its Design Centers Worldwide
- Forte Design Systems' SystemC High-Level Synthesis Selected for Fujitsu Semiconductor's ASIC Reference Flow
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |