Jasper Introduces Intelligent Proof Kits For Faster, More Accurate Verification of SoC Interface Protocols
MOUNTAIN VIEW, Calif. – Dec. 14, 2010 – Jasper Design Automation, provider of advanced formal technology solutions, today introduced Intelligent Proof Kits for accelerated certification of advanced SoC interconnect protocols. Jasper Intelligent Proof Kits encapsulate critical behaviors for popular protocols such as ARM’s AMBA, letting users quickly configure designs to the standard or adapt them to their own custom configuration. Intelligent Proof Kits are optimized for high-level verification with Jasper’s ActiveDesign™ and JasperGold® formal verification, and designers benefit from these kits especially in combination with Jasper’s unique Visualize technology.
“The next evolutionary step for Proof Kits is to encompass more intelligence, more plug-and-play functionality, more automation and more flexibility,” said Lawrence Loh, Jasper Vice President of Worldwide Applications Engineering. “We work very closely with our partners to ensure Jasper’s Intelligent Proof Kits match the protocol specs precisely. In addition, Jasper Proof Kits are easily comprehensible by users, so they can be adapted for proprietary extensions to standard protocols.”
Users can deploy Intelligent Proof Kits from early in the design cycle, all the way through verification. Automated features allow for rapid integration into the design. Users can visualize selected properties and analyze timing diagrams to understand property behaviors, and cross-reference to the specifications through ActiveDesign, and the design protocol properties can then be seamlessly proven in JasperGold formal verification.
Availability
Jasper Intelligent Proof Kits ship unencrypted with original source code to facilitate user customization and insights into the protocols themselves. Jasper is initially rolling out Intelligent Proof Kits for AMBA 3 and AMBA 4, followed closely by DFI, DDR and LPDDR versions.
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.
|
Related News
- Jasper DFI Formal Verification Proof Kits Now Available
- Jasper Releases New Formal Verification Proof Kits For LPDDR1, LPDDR2 and DDR3
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
- Synopsys Introduces PrimeYield for 100X Faster SoC Yield Analysis and Optimization
- Cadence Introduces First Interface and Verification IP Solution for CCIX to Advance New Class of Datacenter Servers
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |