Mentor chief sees system design as main challenge
Kariyatil Krishnadas, EETimes
12/13/2010 8:42 PM EST
BANGALORE, India—System design will pose the main challenge to the EDA industry as a whole in the decade starting 2011, according to Mentor Graphics Corp. Chairman and CEO Walden Rhines, who added that his firm is amongst the better prepared EDA vendors to address this.Speaking at the annual Mentor international users meet here, Rhines said the 2000-2010 decade saw the largest growth areas being in design for manufacturing (DFM) and electronic system level (ESL) segments.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Mentor's Rhines sees 'modest growth' in 2013
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- Dr. Walden Rhines Joins Cornami as President and CEO
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
- Mentor enables 64-bit ARM-v8 Cortex-A72 support in its Nucleus Real-Time Operating System
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X