Mentor chief sees system design as main challenge
Kariyatil Krishnadas, EETimes
12/13/2010 8:42 PM EST
BANGALORE, India—System design will pose the main challenge to the EDA industry as a whole in the decade starting 2011, according to Mentor Graphics Corp. Chairman and CEO Walden Rhines, who added that his firm is amongst the better prepared EDA vendors to address this.Speaking at the annual Mentor international users meet here, Rhines said the 2000-2010 decade saw the largest growth areas being in design for manufacturing (DFM) and electronic system level (ESL) segments.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Mentor's Rhines sees 'modest growth' in 2013
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- Dr. Walden Rhines Joins Cornami as President and CEO
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
- Mentor enables 64-bit ARM-v8 Cortex-A72 support in its Nucleus Real-Time Operating System
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards