Mentor chief sees system design as main challenge
Kariyatil Krishnadas, EETimes
12/13/2010 8:42 PM EST
BANGALORE, India—System design will pose the main challenge to the EDA industry as a whole in the decade starting 2011, according to Mentor Graphics Corp. Chairman and CEO Walden Rhines, who added that his firm is amongst the better prepared EDA vendors to address this.Speaking at the annual Mentor international users meet here, Rhines said the 2000-2010 decade saw the largest growth areas being in design for manufacturing (DFM) and electronic system level (ESL) segments.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Mentor's Rhines sees 'modest growth' in 2013
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- Dr. Walden Rhines Joins Cornami as President and CEO
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
- Mentor enables 64-bit ARM-v8 Cortex-A72 support in its Nucleus Real-Time Operating System
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset