English
1,000 processors on a Xilinx FPGA
Peter Clarke, EETimes
1/4/2011 7:55 AM EST
LONDON -- Scientists at the University of Glasgow have created a 1,000-core computer processor based on a Xilinx field programmable gate array.
The researchers created 1,000 mini-circuits within the FPGA chip with each core working on its own instructions. The researchers then used the chip to process an algorithm which is central to MPEG decoding and was able to throughput data at a speed of five gigabytes per second: around 20 times faster than current top-end desktop computers.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Bluespec, Inc. Joins the Xilinx Partner Program, Offering Drop-in Ready RISC-V Processors for Xilinx FPGAs
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
- Xilinx Delivers Complete Virtex-5 FPGA Based Solutions for SPI-4.2 and SFI-4.1 Interfaces
- Accelerated Technology's Nucleus EDGE Becomes the First Commercial Embedded Software Solution to Fully Support Xilinx FPGA Processors
- Xilinx Demonstrates 1 To 5 Watts Lower Power Per FPGA In Virtex-4 Family Compared To Competing FPGAs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset