400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Altera's Stratix IV GT FPGA Successfully Passes Ethernet Alliance's HSE Interoperability Test Targeting 100-Gigabit Ethernet Systems
Stratix IV GT FPGAs Offer Equipment Manufacturers a Low-Risk Solution for Implementing 40GbE/100GbE Systems
San Jose, Calif., January 4, 2011—Altera Corporation (NASDAQ: ALTR) today announced it successfully passed the first Ethernet Alliance Higher Speed Ethernet (HSE) subcommittee interoperability event tests targeting products designed to support 100-Gigabit Ethernet (100GbE) systems. Passing the interoperability tests validates the performance of Altera's industry-leading transceiver technology featured in its Stratix IV GT FPGAs and demonstrates to equipment manufacturers a low-risk solution that can be used in the deployment of 40GbE/100GbE systems.
Altera was the only FPGA company to participate in the Ethernet Alliance's first-ever 100GbE interoperability event, which was held in Santa Clara, Calif. The event verified the interoperability of test equipment, switches, routers, NICs, optical transceiver modules and cables used in 100GbE systems. Altera used its 100G Development Kit, Stratix IV GT FPGA Edition to interoperate with leading test equipment, optical module and cable vendors. The tests included Stratix IV GT FPGAs interoperating with test equipment from Ixia; CFP optical modules from Finisar, Opnext and Sumitomo Electric Device Innovations; and optical cable assemblies from Leviton, Panduit and Siemon. A white paper detailing the results of the Higher Speed Ethernet Plugfest is available on the Ethernet Alliance web site, www.ethernetalliance.org
Stratix IV GT FPGAs provide customers a low-power, hardware-validated solution that is IEEE Std. 802.3ba™-2010 compliant. The FPGA is a single-chip, fully functional solution that includes a 100GbE MAC and PCS intellectual property (IP) with standard XLAUI- and CAUI-compliant interfaces. The 100G Development Kit, Stratix IV GT Edition enables a thorough evaluation of 100GbE designs.
“The next generation of high-speed, high-performance computing applications and technologies is driving the industry's migration to 40GbE and 100GbE systems,” said Luanne Schirrmeister, senior director of component product marketing at Altera. “Using our Stratix IV GT FPGAs in high-bandwidth systems provides equipment manufacturers a high-performance, low-risk, single-chip solution that can be implemented with complete confidence.”
Stratix IV GT FPGAs are optimized specifically for the latest generation of 40G and 100G applications used in communications systems, high-end test equipment and military communications systems. Stratix IV GT FPGAs deliver breakthrough levels of system bandwidth and power efficiency for high-end applications with up to 48 integrated transceivers, 24 of which operate up to 11.3 Gbps. Stratix IV GT FPGAs feature up to 530K logic elements (LEs), 20.7-Mbits internal RAM and 1,024 18x18 multipliers.
Pricing and Availability
Stratix IV GT FPGAs are currently shipping in volume production. Contact your Altera sales representative for pricing. For more information regarding Altera's 100G Development Kit, Stratix IV GT FPGA Edition, visit www.altera.com/products/devkits/altera/kit-stratix-iv-gt-100g.html. Additional information regarding Stratix IV FPGAs can be found at www.altera.com/stratix4.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Stratix IV GT FPGA Selected by NEC for Use in Advanced 100G Transponder Card for DWDM System
- Altera's Stratix IV GT FPGAs Interoperate Directly with 40G QSFP Optical Modules
- Altera's Stratix IV FPGAs Pass Interlaken Interoperability Test
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
- Intilop Releases Altera's Stratix IV/V FPGA platform with their 16K Concurrent-TCP-Session Hardware Accelerator
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
E-mail This Article | Printer-Friendly Page |