Process Detector (For DVFS and monitoring process variation)
MoSys Announces First Shipment and Sample Availability of its Bandwidth Engine IC
SANTA CLARA, Calif.--January 11, 2011 -- MoSys (NASDAQ: MOSY), a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, today announced sample availability and the shipment of its first Bandwidth Engine® integrated circuit (IC) devices in December 2010.
For many years the performance of processors in applications such as computing and networking has approximately doubled every 18 months; however, system memory architecture and capability have not kept pace, creating a significant barrier to improving overall equipment performance. The Bandwidth Engine family of ICs represents a breakthrough for next-generation networking systems. The unique architecture of the Bandwidth Engine IC combines MoSys' patented 1T-SRAM® high-density embedded memory with its ultra high-speed 10.3 Gigabits per second (Gbps) SerDes interface (I/O) technology and an arithmetic logic unit (ALU). The Bandwidth Engine family of products delivers unprecedented bandwidth to next generation networking applications enabling up to four times the throughput, two to four times the density, approximately 40 percent lower system power and a system cost savings of up to 50 percent, compared with today’s available alternative solutions.
“In February 2010, we announced our intent to bring to market a revolutionary new networking memory chip architected for use in 40Gbps/100Gbps Gigabit Ethernet routers. In July 2010, we announced the tape-out of Bandwidth Engine, and today I am pleased to announce that we met our goal of sampling by year end 2010,” said Len Perham, President and CEO of MoSys. “This key achievement is a testament to the magnificent execution of our team. Customer and partner interest in Bandwidth Engine continues to be remarkably strong, and we are very excited about the substantial opportunity for the Bandwidth Engine family of ICs to provide a strong foundation for long-term growth and value creation at MoSys.”
Additional information about the Bandwidth Engine family of ICs is available at http://www.mosys.com/products.php?pid=29.
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY) is a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs. MoSys’ Bandwidth Engine™ family of ICs combines the company’s patented 1T-SRAM® high-density memory technology with its high-speed 10 Gigabits per second (Gbps) SerDes interface (I/O) technology. A key element of Bandwidth Engine technology is the GigaChip™ Interface, an open, CEI-11 compatible interface developed to enable highly efficient serial chip-to-chip communications. MoSys' IP portfolio includes SerDes IP and DDR3 PHYs that support data rates from 1 - 11 Gbps across a variety of standards. In addition, MoSys offers its flagship, patented 1T-SRAM and 1T-Flash® memory cores, which provide a combination of high-density, low power consumption, high-speed and low cost advantages for high-performance networking, computing, storage and consumer/graphics applications. MoSys IP is production-proven and has shipped in more than 370 million devices. MoSys is headquartered in Santa Clara, California. More information is available on MoSys' website at http://www.mosys.com.
|
Related News
- MoSys Unveils New Bandwidth Engine IC with On-Board Macro Functions for 400G Network Equipment
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
- MoSys Releases Carrier-Grade Bandwidth Engine IC to Production
- MoSys Demonstrates Bandwidth Engine IC Interoperability with LSI SerDes
- MoSys Demonstrates Interoperability of its Bandwidth Engine(R) IC at DesignCon 2012
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |