Praesum Communications Introduces Serial RapidIO 2.1 Endpoint IP
Silicon-proven Solution Enables RapidIO Connectivity for Military Aerospace and Other Signal Processing Markets
Petaluma, CA -- January 13, 2011 -- Praesum Communications announces general availability of its Serial RapidIO 2.1 Endpoint Core. “Our early access customers have been deploying the 2.1 core for more than a year,” said Praesum CEO Kent Dahlgren. “We are now offering the core to all customers.” Like the entire Praesum IP product line, the Serial RapidIO 2.1 Endpoint Core provides the following benefits:
Maturity: For more than a decade, Praesum has been delivering and deploying RapidIO technology. We introduced the first RapidIO IP core in 2000, and the first RapidIO switching IP in 2004. With the introduction of the first RapidIO 2.1 Endpoint Core in January 2010, Praesum has the only silicon-proven core that supports FPGA platforms.
Portability: Praesum’s RapidIO 2.1 Endpoint IP is the only RapidIO IP that has been ported to all of the major FPGA and ASIC platforms. This means that your RapidIO-based designs can be easily retargeted to the best FPGA or ASIC platform for the task at hand. This preserves your design investment and shortens your time to market.
Flexibility: Praesum's IP cores are designed to let you include only the functions needed for your application. This saves precious device resources on programmable platforms, which in turn reduces power and cost.
Specific technical benefits of the Praesum RapidIO 2.1 Endpoint IP include:
- Complete implementation of Rev. 2.1 of the RapidIO Physical Layer LP-Serial protocol.
- Implements RapidIO Error Management Extensions
- Supports 1x, 2x, and 4x link widths.
- Management Entity with integrated decoder for RapidIO maintenance transactions.
- Management Entity supports optional soft packet interface which enables software implementations of logical layer functions.
Praesum’s Serial RapidIO 2x Endpoint IP Core is available in two forms: As Verilog RTL source code or as compiled netlists for Xilinx, Altera and Lattice FPGAs. Netlists for Lattice FPGAs are available directly from Lattice Semiconductor.
About Praesum
Praesum Communications is the RapidIO solutions leader. Our Serial RapidIO Endpoint and Switching IP enable next generation systems. Founded in January 2000, Praesum has its headquarters in Petaluma, CA. For more information, visit the Praesum web site at www.praesum.com .
|
Related News
- Praesum Communications Introduces Serial RapidIO Endpoint Core for AMBA 4 AXI4
- Lattice Announces First Low Cost FPGA With Serial RapidIO 2.1 Support
- Altera Introduces Serial RapidIO IP Cores to Ensure Interoperability in Next-Generation Communications Infrastructure
- Lattice Announces 4 x 3.125Gbps SRIO Capability on the Mid-Range LatticeECP3 FPGA Family
- Lattice Announces Serial RapidIO 2.1 AMC Evaluation Platform
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |