First IP provider to deliver PLL products on new 28nm low power Common Platform process
Chip developers can now take advantage of a "zero core area" PLL on the latest 28nm low-power/high-k metal gate (HKMG) process
Mountain View, CA -- Jan. 17, 2011 -- Analog Bits, the market leader in low power, customizable mixed-signal IP, today announced availability of a full design kit for their PLL IP products, supporting the 28nm Common Platform process of IBM, Samsung and GLOBAL FOUNDRIES. This "zero core area" PLL has been ported to and will be tested on the 28nm Common Platform process.
Mark Ireland, Vice President, Semiconductor Products and Services at IBM, on behalf of the Common Platform alliance said: "Analog Bits has been a supporter of the Common Platform alliance for many years. Their continued support to 28nm is further proof of the value and reach of the Common Platform ecosystem."
Partnership with ARM
"Analog Bits is a key IP partner in our ecosystem," said John Heinlein, vice president, Marketing, ARM Physical IP division. "Their early availability of silicon tested PLL solutions provides a critical component of the platform our partners need to accelerate their time-to-market for ARM based SoCs."
"We have always partnered with other IP providers to support our customers' successes," stated Mahesh Tirupattur, Executive VP of Analog Bits. "We are pleased to have worked with ARM on testing and qualifying these latest PLL products with ARM's libraries on the 28nm Common Platform."
Leadership in mixed-signal IP products
The product range for Analog Bits spans a wide variety of mixed-signal IP including PLL, Interconnects, SRAM/TCAM and multiprotocol SerDes. These customizable IP products are currently in high-volume production and in use in hundreds of applications across Communications, Computer, Consumer and Military/Aerospace markets. Silicon-proven IP products from Analog Bits are currently available down to 32nm. This new PLL IP solution has already been qualified on the 32nm Common Platform and will be qualified and available on 28nm in Q2 2011.
About Analog Bits
About Analog Bits: Founded in 1995, Analog Bits, Inc. is the leading supplier of low-power, customizable mixed-signal IP for easy and reliable integration into modern CMOS digital chips. Our products include precision clocking macros such as PLL's & DLL's, programmable interconnect solutions such as multi-protocol SERDES/PMA and programmable I/O's as well as specialized memories such as high-speed SRAMs and T-CAMs. With billions of uses of IP fabricated in customer silicon from 0.35-um to 28-nm processes, Analog Bits is the premier analog IP supplier with an outstanding heritage of "first time working silicon" at merchant foundries and IDMs. Website: http://www.analogbits.com
|
Related News
- PLDA and Analog Bits Partner to Provide a Silicon-proven PCIe 3.0 Solution for leading 28nm low power process
- Magma Delivers Hierarchical Reference Flow for the Common Platform Alliance's 32/28-nm Low-Power Process Technology
- Innopower First to Deliver Complete Memory Compiler and Miniaturized Cell Library, miniLib+, for 55nm LP(Low Power) process
- TSMC Adds High-K Metal Gate Low Power Process to 28nm Road Map
- sureCore PowerMiser Low Power SRAM IP Now on Samsung 28nm FDS Process Technology
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |