Sidense Memory IP Qualified at Three GLOBALFOUNDRIES Processes
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Customers Finding Sidense One-Time Programmable (OTP) Memory a Key Ingredient for SoC Success
OTTAWA-- January 18, 2011 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) OTP IP cores, announced today that the Company has qualified its OTP (one-time programmable) SiPROM products in three GLOBALFOUNDRIES CMOS processes -- 180nm, 130nm and 65nm. Customers are using Sidense OTP implemented by GLOBALFOUNDRIES in a wide range of products, targeting such diverse applications as USB and touch screen controllers, silicon clocks, power management chips, HDMI controllers and configurable storage.
Sidense's SiPROM, ULP and SLP families of OTP macros are available for top-tier silicon foundry and IDM processes in several configurations ranging from 16 bits up to 512 Kbits, supporting word widths up to 128 bits. Customers designing chips with Sidense memory for GLOBAL FOUNDRIES processes are using the Company's OTP macros in densities from 64 bits to 128 Kbits.
"We are seeing a rapidly increasing demand for qualified OTP memory IP over a wide range of process nodes," said Todd Humes, Vice President of R&D at Sidense. "Through close cooperation with GLOBALFOUNDRIES we are able to supply our customers with a broad range of OTP macros at several popular nodes to meet their embedded non-volatile storage requirements and help give them a competitive edge."
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 150 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- Sidense Secure Embedded OTP Enables Encrypted USB Drive
- Kilopass Embedded Non-Volatile Memory IP Selected For SMIC 55nm CMOS Logic Processes
- Kilopass First to Offer Logic Non-Volatile Memory (NVM) in TSMC 40nm and 45nm Low-Power (LP) Processes
- SMIC Chooses Kilopass Embedded Non-Volatile Memory (NVM) for Its 65nm and 45nm CMOS Logic Processes
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
Breaking News
- Silicon Creations Celebrates Milestone with Delivery of 1,000th Production License for Fractional-N PLL
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- NanoXplore acquires Dolphin Design's ASIC business and strengthens its strategic position in aerospace
- intoPIX and Media Links: Powering Next-Generation IP Media Transport with JPEG XS at InterBEE 2024
Most Popular
- Flex Logix Acquired By Analog Devices
- lowRISC and SCI Semiconductor Partner to Create First CHERIoT Commercial Tapeout
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- NanoXplore acquires Dolphin Design's ASIC business and strengthens its strategic position in aerospace
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
E-mail This Article | Printer-Friendly Page |