Pixelworks Again Chooses Arteris for Network-On-Chip (NoC) Interconnect Fabric IP
Network-on-Chip (NoC) interconnect IP leader's FlexNoC™ addresses SoC integration and DDR memory utilization for high-end video processing systems-on-chip (SoCs)
SUNNYVALE, California – January 26, 2011 – Arteris Inc., the inventor and leading supplier of network-on-chip based (NoC) interconnect IP solutions, today announced that Pixelworkshas licensed Arteris’ latest FlexNoC network-on-chip interconnect fabric IP and the Arteris memory scheduler for use in Pixelworks’ real-time video processing SoCs.
Pixelworks first licensed Arteris network-on-chip interconnect IP and the Arteris memory scheduler in 2006. In early 2008, Arteris and Pixelworks announced their first product enabled with Arteris NoC interconnect IP. Since then, Pixelworks has used the Arteris NoC interconnect fabric and memory scheduler in multiple products.
The Pixelworks team chose the Arteris FlexNoC interconnect and the Arteris memory scheduler to enable easy integration of third-party SoC IP and to ensure maximum DDR utilization. The easily configurable Arteris scheduler allowed creation of arbitration schemes which suited the needs of various Pixelworks products lines with minimal design and verification overhead, thereby enabling faster time to market and a lower solution cost.
Arteris FlexNoC and the Arteris memory scheduler also alleviated wire routing congestion and timing closure issues with many IP blocks communicating simultaneously with DDR memory. In addition, the Arteris products allowed Pixelworks to easily adapt interconnect topologies to save area and to port to FPGA targets for SoC emulation.
“For the past five years, Arteris has enabled Pixelworks to quickly adapt our products to changing market needs while reducing our product risk and easily achieving timing closure,” said T Chan, Senior Vice President of Engineering for Pixelworks. “We are happy to choose Arteris FlexNoC as the interconnect fabric IP and memory scheduler for all our product lines.”
Use of the Arteris FlexNoC IP simplifies the front-end design process while easing back-end routing congestion and timing closure issues. Arteris NoC interconnect IP technology enables SoC designers to achieve lower power, higher memory bandwidth and optimized latencies by individual connections. This improves SoC performance, lowers SoC costs and enables rapid adoption of IPs communicating in a variety of protocols. The growing Arteris ecosystem provides connectivity to a variety of IPs and IP protocols as well as multiple EDA design flows.
The Arteris FlexNoC product offers ability to reduce the number of interconnect wires required for SoC design. Reducing the number of wires resolves routing congestion at the back-end place-and-route stage, resulting in shorter development cycle time, less SoC complexity, smaller SoC area and less SoC power.
“Pixelworks’ purchase of Arteris’ latest FlexNoC network-on-chip IP and memory scheduler products after using the previous versions for nearly five years is a strong vote of confidence in Arteris’ demonstrated capability to deliver exceptional value to customers,” said K. Charles Janac, President and CEO of Arteris. “We are proud that Pixelworks has once again entrusted Arteris with resolving the SoC challenges of fast IP integration, timing closure, and risk reduction.”
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in San Jose, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.
About Pixelworks, Inc.
Pixelworks, headquartered in San Jose, California, is an innovative designer, developer and marketer of video and pixel processing technology, semiconductors and software for high-end digital video applications. At design centers in Shanghai and San Jose, Pixelworks engineers push pixel performance to new levels for leading manufacturers of consumer electronics and professional displays worldwide.
For more information, please visit the company's Web site at www.pixelworks.com.
|
Arteris Hot IP
Related News
- Arteris Joins TSMC Reference Flow 12.0 With Flexnoc Network-on-Chip (NoC) Interconnect IP
- Arteris FlexNoc Network-On-Chip (NoC) Interconnect IP Selected by Nethra Imaging for Advanced Imaging SoCs
- Arteris Joins TSMC Reference Flow With Network-on-Chip (NoC) Interconnect IP
- Arteris Network-on-Chip (NoC) Selected by Texas Instruments to Provide SoC Interconnect
- OPENEDGES Network-on-Chip Interconnect IP and DDR Controller Licensed for GCT Semiconductor LTE Category 19 Chip
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |