Magillem promotes IP Reuse, interoperability through IEEE 1685 and launches its IP-XACT Checkers Suite Software and Compliance Lab
Paris, France, January 27th 2011 - Magillem SA, the leading provider of solutions that drastically reduce the global cost of complex designs, today announces a major milestone in the quest for interoperability among the EDA tools for SoC designs and launches its IP-XACT Checkers Suite Software and Compliance Lab Services.
The IP XACT Compliance Lab will establish a thorough Compliance assessment process to ensure conformity to IEEE 1685™ of IP blocks, designs and flows, interoperability of EDA tools, - and response to performance requirements.
Who better than Magillem, the company dedicated to IP-XACT based integration tools, an active contributing member of the SPIRIT/ACCELLERA could lead this critical initiative!
Cyril Spasevski, CTO and founder of Magillem SA, says : “As a member of the board of directors of Accellera, Magillem contributes to the success of the IEEE 1685™ Standard, and chairs the Certification and Compliance Working groups. Our compliance Laboratory provides Certification and Consultancy for improving flow or tools based on IP-XACT (IEEE1685™) format , verifying the correctness of a complete IP-XACT/IEEE 1685™ design database, verifying hierarchies and all dependencies to ensure that all links created in the xml files are effective and robust .
We believe this is a great help to all companies willing to follow the standard, as it speeds up the process and makes it easy, without a big investment or dedicated resources.”
The Checkers Suite Software is a one-of-a-kind outstanding solution to validate any IP-XACT based design database and provides more than 400 unit checks on syntax and semantic. Running in a full hierarchical mode, the checkers performs links resolution for the whole design. Project teams can add and manage their own user-defined checks.
Magillem ‘s Lab can help companies to assess their IEEE1685™ compliance:
- Semiconductor manufacturers: conformity of the database and the design flow*
- EDA vendors : conformity of the tools interfaces with IEEE1685™
- IP Providers : conformity of the IP metadata description and configuration nutshell
The Compliance Lab audits existing industrial flows and proposes a work plan to adapt them to IEEE 1685™, validates and verifies the full compatibility of tools interfaces into a flow test bench, tests the IP deliverables against a benchmark for conformity using its IEEE 1685™ Checkers Suite Software and checks IP integration properties onto a test system.
About IP-XACT / IEEE 1685™
IEEE 1685™, "Standard for IP-XACT, Standard Structure for Packaging, Integrating and Re-Using IP Within Tool-Flows," describes an XML Schema for meta-data documenting Intellectual Property (IP) used in the development, implementation and verification of electronic systems and an Application Programming Interface (API) to provide tool access to the meta-data.
IP-XACT was created by the SPIRIT Consortium, now part of Accellera, as a standard to enable automated configuration and integration through tools. 150 industrial companies and organizations are members. The goals of the standard are:
to ensure delivery of compatible component descriptions from multiple component vendors, to enable exchanging complex component libraries between electronic design automation (EDA) tools for SoC design (design environments), to describe configurable components using metadata, and to enable the provision of EDA vendorneutral scripts for component creation and configuration.
About Magillem
Magillem has developed an easy to use, state-of-the-art platform solution to cover electronic systems design flow challenges in a context where complexity, interoperability and design re-use are becoming critical issues to manage design cycle time of SOC. Company is Headquartered in Paris, France, with offices in New York, USA and Tokyo, Japan. Customers include the first tier SoC manufacturers worldwide.
Magillem is a public company traded on the Euronext Free Market.
MAGILLEM COMPLIANCE LAB : MATRIX OF SERVICES
The compliance lab offers services to customers who want to check the compliance of their IP blocks description, EDA tools, design flow xml scripts:
|
Related News
- Magillem announces that Magillem Platform Assembly solution is now supporting OCP Vendor Extension for IEEE 1685 IP-XACT
- Magillem introduces Rev.Enge, the first platform tackling the obsolescence issue in the electronic CAD flow
- Sonics Eases SoC Design Flow Integration Using Magillem IP-XACT Checker Suite
- Accellera and the IEEE Standards Association Report on Popularity of Intellectual Property (IP) Standard
- Magillem Releases its Verification Solution to Complement Its Existing Suite of Tools
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |