English
Analog Bits Unveils Industry's Lowest Power 40nm High Bandwidth SerDes
5mw/Gb/s performance empowers multi-protocol multi-lane SoC
MOUNTAIN VIEW, Calif. -- Feb. 8, 2011 -- Analog Bits, the Integrated Clocking and Interface IP leader, today announced the commercial availability of the industry's lowest power 40nm, high-speed Serializer/Deserializer (SerDes) IP. The breakthrough macro is programmable to support multiple protocols and small enough to be used in embedded SoCs.
The Analog Bits 40nm SerDes supports more than 100 lanes, from 1 to 12.5 Gb per lane, on single IC with a mere 5mw per gigabit per second per lane power consumption. It is currently in production in multiple applications and is validated in over 30 industry standard protocols including PCI Express, SATA, XAUI, XFI, SGMII, and delivers the lowest chip-to-chip communications latency.
"The new 40nm SerDes is ideal for high speed processors and consumer electronics devices in high definition TVs, set top boxes and game consoles. The IP's programmable features allow designers to use licensable IP to create highly differentiated SoC products while reducing design risk and speeding time-to-market," explains Mahesh Tirupattur, Executive Vice President, Analog Bits.
The Path to the Future
SerDes technology converts between parallel and serial communications protocols and is of increasing importance in embedded SoC applications.
"SerDes interfaces are becoming the norm across the SoC market," according to Rich Wawrzyniak, a Senior Market Analyst with Semico Research. Over the next several years, we project that more and more IP Subsystems will appear featuring SerDes interfaces to move data quickly to other on-chip subsystems and for high speed communications to the outside world. This will be especially true in applications that need to move large amounts of data at high speeds – like the spread of HD Video capability into portable consumer devices." A recent Semico Research report forecasts growth trends of IP Subsystems into the SoC market and is available from www.semico.com.
Analog Bits new SerDes Interconnect is tested and currently available down to 40nm process geometries, with other nodes to follow. For information about Analog Bits' IP latest products, please visit www.analogbits.com.
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of integrated timing and interconnect IP. Products include precision clocking macros such as PLL's & DLL's, programmable interconnects such as multi-protocol SerDes/PMA and programmable I/O's as well as specialized memories such as high-speed SRAMs and T-CAMs. With billions IP fabricated in customer silicon from 0.35-micron to 28-nanometer processes, Analog Bits has the heritage of "first time working silicon" at merchant foundries and IDMs. For more information visit www.analogbits.com
|
||||||
Related News
- Analog Bits Low Jitter LC Tank PLL IP Targets Ultra High End Networking, Cloud Computing SoC's
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits' Half Power SERDES Demonstrated at DesignCon
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |